• Title/Summary/Keyword: CHIP

Search Result 7,330, Processing Time 0.039 seconds

Measuring Circuit Design of RI-Gauge for Compaction Control (성토시공관리용 방사성 동위원소 이용계기의 측정회로설계)

  • Kil, Gyung-Suk;Song, Jae-Yong;Kim, Ki-Joon;Whang, Joo-Ho;Song, Jung-Ho
    • Journal of Sensor Science and Technology
    • /
    • v.6 no.5
    • /
    • pp.385-391
    • /
    • 1997
  • An objection of this study is to develop a measuring circuit of a gauge using radioisotope for compaction control. The gauge developed in this study makes use of radioisotope with the activity exempted from domestic atomic law and consists of measuring circuits for gamma-rays and thermal neutrons, a high voltage supply unit, and a microprocessor. To obtain meaningful numbers of pulse counts, parallel five and two circuits are provided for gamma-rays and thermal neutrons, respectively. Being simple in electrical characteristics of G-M detector for gamma-rays, pulses are counted through only a shaping circuit. Very small pulses generated from He- 3 proportional detector for thermal neutrons are amplified to the maximum of 50 [dB] and a window comparator accepts only pulses with meaning. To minimize effects of natural environmental radiation and electrical noise, circuits are electrostatically shielded and pulses made by ripples are eliminated by taking frequency of high voltage supplied to the circuit and pulse height of ripples into consideration. One-chip microprocessor is applied to process various counts, results are stored and the gauage is made capable to communicate with PC. Enough and meaningful numbers of pulses are counted with the prototype gauage for compaction control.

  • PDF

Design of PMOS-Diode Type eFuse OTP Memory IP (PMOS-다이오드 형태의 eFuse OTP IP 설계)

  • Kim, Young-Hee;Jin, Hongzhou;Ha, Yoon-Gyu;Ha, Pan-Bong
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.13 no.1
    • /
    • pp.64-71
    • /
    • 2020
  • eFuse OTP memory IP is required to trim the analog circuit of the gate driving chip of the power semiconductor device. Conventional NMOS diode-type eFuse OTP memory cells have a small cell size, but require one more deep N-well (DNW) mask. In this paper, we propose a small PMOS-diode type eFuse OTP memory cell without the need for additional processing in the CMOS process. The proposed PMOS-diode type eFuse OTP memory cell is composed of a PMOS transistor formed in the N-WELL and an eFuse link, which is a memory element and uses a pn junction diode parasitic in the PMOS transistor. A core driving circuit for driving the array of PMOS diode-type eFuse memory cells is proposed, and the SPICE simulation results show that the proposed core circuit can be used to sense post-program resistance of 61㏀. The layout sizes of PMOS-diode type eFuse OTP memory cell and 512b eFuse OTP memory IP designed using 0.13㎛ BCD process are 3.475㎛ × 4.21㎛ (= 14.62975㎛2) and 119.315㎛ × 341.95㎛ (= 0.0408mm2), respectively. After testing at the wafer level, it was confirmed that it was normally programmed.

A Charge Pump Circuit in a Phase Locked Loop for a CMOS X-Ray Detector (CMOS X-Ray 검출기를 위한 위상 고정 루프의 전하 펌프 회로)

  • Hwang, Jun-Sub;Lee, Yong-Man;Cheon, Ji-Min
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.13 no.5
    • /
    • pp.359-369
    • /
    • 2020
  • In this paper, we proposed a charge pump (CP) circuit that has a wide operating range while reducing the current mismatch for the PLL that generates the main clock of the CMOS X-Ray detector. The operating range and current mismatch of the CP circuit are determined by the characteristics of the current source circuit for the CP circuit. The proposed CP circuit is implemented with a wide operating current mirror bias circuit to secure a wide operating range and a cascode structure with a large output resistance to reduce current mismatch. The proposed wide operating range cascode CP circuit was fabricated as a chip using a 350nm CMOS process, and current matching characteristics were measured using a source measurement unit. At this time, the power supply voltage was 3.3 V and the CP circuit current ICP = 100 ㎂. The operating range of the proposed CP circuit is △VO_Swing=2.7V, and the maximum current mismatch is 5.15 % and the maximum current deviation is 2.64 %. The proposed CP circuit has low current mismatch characteristics and can cope with a wide frequency range, so it can be applied to systems requiring various clock speed.

A Design of Memory-efficient 2k/8k FFT/IFFT Processor using R4SDF/R4SDC Hybrid Structure (R4SDF/R4SDC Hybrid 구조를 이용한 메모리 효율적인 2k/8k FFT/IFFT 프로세서 설계)

  • 신경욱
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.8 no.2
    • /
    • pp.430-439
    • /
    • 2004
  • This paper describes a design of 8192/2048-point FFT/IFFT processor (CFFT8k2k), which performs multi-carrier modulation/demodulation in OFDM-based DVB-T receiver. Since a large size FFT requires a large buffer memory, two design techniques are considered to achieve memory-efficient implementation of 8192-point FFT/IFFT. A hybrid structure, which is composed of radix-4 single-path delay feedback (R4SDF) and radix-4 single-path delay commutator (R4SDC), reduces its memory by 20% compared to R4SDC structure. In addition, a memory reduction of about 24% is achieved by a novel two-step convergent block floating-point scaling. As a result, it requires only 57% of memory used in conventional design, reducing chip area and power consumption. The CFFT8k2k core is designed in Verilog-HDL, and has about 102,000 Bates, RAM of 292k bits, and ROM of 39k bits. Using gate-level netlist with SDF which is synthesized using a $0.25-{\um}m$ CMOS library, timing simulation show that it can safely operate with 50-MHz clock at 2.5-V supply, resulting that a 8192-point FFT/IFFT can be computed every 164-${\mu}\textrm{s}$. The functionality of the core is fully verified by FPGA implementation, and the average SQNR of 60-㏈ is achieved.

Design of logic process based 256-bit EEPROM IP for RFID Tag Chips and Its Measurements (RFID 태그 칩용 로직 공정 기반 256bit EEPROM IP 설계 및 측정)

  • Kim, Kwang-Il;Jin, Li-Yan;Jeon, Hwang-Gon;Kim, Ki-Jong;Lee, Jae-Hyung;Kim, Tae-Hoon;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.14 no.8
    • /
    • pp.1868-1876
    • /
    • 2010
  • In this paper, we design a 256-bit EEPROM IP using only logic process-based devices. We propose EEPROM core circuits, a control gate (CG) and a tunnel gate (TG) driving circuit, to limit the voltages between the devices within 5.5V; and we propose DC-DC converters : VPP (=+4.75V), VNN (-4.75V), and VNNL (=VNN/3) generation circuit. In addition, we propose switching powers, CG_HV, CG_LV, TG_HV, TG_LV, VNNL_CG, VNNL_TG switching circuit, to be supplied for the CG and TG driving circuit. Simulation results under the typical simulation condition show that the power consumptions in the read, erase, and program mode are $12.86{\mu}W$, $22.52{\mu}W$, and $22.58{\mu}W$ respectively. Furthermore, the manufactured test chip operated normally and generated its target voltages of VPP, VNN, and VNNL as 4.69V, -4.74V, and -1.89V.

A Study on Cryptography Scheme and Secure Protocol for Safety Secure Scheme Construction in 13.56Mhz RFID (13.56Mhz RFID 환경에서 안전한 보안 스킴 구축을 위한 암호 스킴 및 보안 프로토콜 연구)

  • Kang, Jung-Ho;Kim, Hyung-Joo;Lee, Jae-Sik;Park, Jae-Pyo;Jun, Moon-Seog
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.14 no.3
    • /
    • pp.1393-1401
    • /
    • 2013
  • What is RFID Microchip tag attached to an object, the reader recognizes technology collectively, through communication with the server to authenticate the object. A variety of RFID tags, 13.56Mhz bandwidth RFID card, ISO/IEC 14443 standards based on NXP's Mifare tag occupies 72.5% of the world market. Of the Mifare tags, low cost tag Mifare Classic tag provided in accordance with the limited hardware-based security operations, protocol leaked by a variety of attacks and key recovery vulnerability exists. Therefore, in this paper, Cryptography Scheme and Secure Protocol for Safety Secure Scheme Construction in 13.56Mhz RFID have been designed. The proposed security scheme that KS generated by various fixed values and non-fixed value, S-Box operated, values crossed between LFSR and S-Box is fully satisfied spoofing, replay attacks, such as vulnerability of existing security and general RFID secure requirement. Also, It is designed by considering the limited hardware computational capabilities and existing security schemes, so it could be suit to Mifare Classic now.

Miniaturized DBS Downconverter MMIC Showing a Low Noise and Low Power Dissipation Characteristic (저잡음ㆍ저소비전력 특성을 가지는 위성방송 수신용 초소형 다운컨버터 MMIC)

  • Yun, Young
    • Journal of Navigation and Port Research
    • /
    • v.27 no.4
    • /
    • pp.443-447
    • /
    • 2003
  • In this work. using 0.2 GaAs modulation doped FET(MODFET), a high performance DBS downconverter MMIC was developed for direct broadcasting satellite (DBS) application. Without LNA, the downconverter MMIC showed a very low noise of 4.8 dB, which is lower by 3 dB than conventional ones. A low LO power of -10 dBm was required for the normal DBS operation of the downconverter MMIC. which reduced the power consumption via a removal of LO amplifier on MMIC. It required only a low power consumption of 175 mW, which is lower than 70 percent of conventional ones. The LO leakage power at IF output was suppressed to a lower level than 30 dBm, which removes a bulky LO rejection filter on a board. The fabricated chip, which include a mixer, If amplifiers. LO rejection filter, and active balun, exhibited a small size of $0.84{\times}0.9\textrm{mm}^2$.

Thermoelectric Properties and Crystallization of $(Bi1-xSbx)_2Te_3 $ Thin Films Prepared by Magenetron Sputtering Process (마그네트론 스퍼터링법으로 제조한 $(Bi1-xSbx)_2Te_3 $박막의 결정성과 열전특성)

  • 연대중;오태성
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2000.02a
    • /
    • pp.62-62
    • /
    • 2000
  • 비접촉식 온도센서는 물체에서 방출하는 적외선 등의 복사신호를 열에너지로 전환하고 이를 다시 전기신호로 2차 에너지 변환하여 온도를 감지하는 센서로 인체 검지를 응용한 다양한 상품 및 교통, 방재, 빌딩 시스템 등의 분야에 널리 응용되고 있다. 비접촉식 적외선 센서는 열에너지를 전기에너지로 변환하는 방법에 따라 양자형과 열형으로 구분되며, 이중 양자형은 광전도나 광기전력 효과 등을 이용하여 감도 및 응답성이 우수하다는 장점을 지니고 있지만, 소자부를 80K 이하 온도로 유지시키는 냉각을 필요로 하므로 대형 제작이 불가피하고 그 용도가 제한적이다. 열형은 냉각이 필요 없고 소형으로 제작가능한 장점을 지니고 있어 써모 파일이나 초전체를 이용한 번용 센서가 보급되고 있다. 그러나 써모파일의 경우 출력되는 전기 신호가 미약하여 감도 및 응답성을 향상하기 위해 구조가 복잡하고, 특히 모터초퍼나 저항을 전압으로 변환시키는 전력기 등이 필요로 하는 단점을 지니고 있다. 따라서 이러한 문제점을 보완하기 위해 열전재료 박막을 이용한 적외선 센서를 개발하려는 노력이 진행중에 있다. 열전박막을 이용한 적외선 센서는 열전재료의 Seebeck 현상을 이용하여 열에너지에서 전기에너지의 변환이 자가발전으로 이루어져 offset과 외부 바이어스를 필요로 하지 않는다. 또한 작은 온도 변화에도 그 감도와 응답성이 높고, 출력신호가 커서 증폭기 등이 불필요한 장점을 지니고 있다. 특히 초전형 센서가 상온에서도 기판에 대한 열 확산을 제어해야 하는 문제점을 갖는 반면, 열전박막형 적외선 센서는 고온에서도 안정된 출력 신호를 얻을 수 있어 그 활용 온도 범위가 크게 확대될 것으로 기대된다. 본 실험에서는 우수한 열전특성을 갖는 (Bi1-xSbx)2Te3 박막을 얻기 위해 열팽창계수가 작고 알칼리 원소가 0.3% 이하로 포함되어 있는 corning glass(# 7059)를 기판으로 사용하였다. 또한 최적의 열전특성을 나타내는 조성을 실험적으로 구하기 위해 (Bi0.2Sbx)2Te3 조성의 합금 타? 위에 Bi2Te3 및 Sb2Te3 chip을 올려놓고 그 면적을 변화시켜 다양한 조성의 열전박막을 증착하였다. 열전박막의 증착시 산화와 오염에 의한 열전특성 변화를 최소화하기 위해 초기진공도를 1$\times$10-6 Torr로 하였으며, Ar 가스를 흘려주어 2$\times$102 Torr 의 증착진공도를 유지하였다. 열전박막을 증착하기 전에 기판을 10분간 200W의 출력으로 RF 처리하였으며, 30$0^{\circ}C$에서 33 /sec의 속도로 (Bi1-xSbx)2Te3 박막을 증착하였다. 이와 같이 제조된 (Bi1-xSbx)2Te3 박막의 미세구조를 SEM으로 관찰하고 EDS로 조성을 분석하였으며, XRD를 이용하여 결정성을 관찰하였다. 또한 (Bi1-xSbx)2Te3 박막의 Seebeeck 계수 및 전기비저항을 측정하고 증착된 박막조성, 결정상, 미세구조와 열전특성간의 상관관계를 고찰하였다.

  • PDF

Expression Levels of GABA-A Receptor Subunit Alpha 3, Gabra3 and Lipoprotein Lipase, Lpl Are Associated with the Susceptibility to Acetaminophen-Induced Hepatotoxicity

  • Kim, Minjeong;Yun, Jun-Won;Shin, Kyeho;Cho, Yejin;Yang, Mijeong;Nam, Ki Taek;Lim, Kyung-Min
    • Biomolecules & Therapeutics
    • /
    • v.25 no.2
    • /
    • pp.112-121
    • /
    • 2017
  • Drug-induced liver injury (DILI) is the serious and fatal drug-associated adverse effect, but its incidence is very low and individual variation in severity is substantial. Acetaminophen (APAP)-induced liver injury accounts for >50% of reported DILI cases but little is known for the cause of individual variations in the severity. Intrinsic genetic variation is considered a key element but the identity of the genes was not well-established. Here, pre-biopsy method and microarray technique was applied to uncover the key genes for APAP-induced liver injury in mice, and a cause and effect experiment employing quantitative real-time PCR was conducted to confirm the correlation between the uncovered genes and APAP-induced hepatotoxicity. We identified the innately and differentially expressed genes of mice susceptible to APAP-induced hepatotoxicity in the pre-biopsied liver tissue before APAP treatment through microarray analysis of the global gene expression profiles (Affymetrix $GeneChip^{(R)}$ Mouse Gene 1.0 ST for 28,853 genes). Expression of 16 genes including Gdap10, Lpl, Gabra3 and Ccrn4l were significantly different (t-test: FDR <10%) more than 1.5 fold in the susceptible animals than resistant. To confirm the association with the susceptibility to APAP-induced hepatotoxicity, another set of animals were measured for the expression level of selected 4 genes (higher two and lower two genes) in the liver pre-biopsy and their sensitivity to APAP-induced hepatotoxicity was evaluated by post hoc. Notably, the expressions of Gabra3 and Lpl were significantly correlated with the severity of liver injury (p<0.05) demonstrating that these genes may be linked to the susceptibility to APAP-induced hepatotoxicity.

Hydroponic Culture of Leaf Lettuce Using Mixtures of Fish Meal, Bone Meal, Crab Shell and the Pig Slurry Leachate of Woodchip Trickling Filter (목편살수여상 침출액비와 어분, 골분, 게껍질 혼합액을 이용한 상추의 수경재배)

  • Ryoo, Jong-Won
    • Journal of Animal Environmental Science
    • /
    • v.16 no.3
    • /
    • pp.215-226
    • /
    • 2010
  • The pig slurry leachate was dark brown-colored solution that leaches out of woodchip trickling filter. The purpose of this research was to investigate the effect of pig slurry leachate and byproduct on growth characteristics of leaf lettuce in hydroponics culture. The effects of addition of fish meal, bone meal and crab shell for the growth of leaf lettuce were investigated. Leaf lettuce were grown in each of six combination treatment solutions; slurry leachate, slurry leachate + fish meal, slurry leachate+bone meal, slurry leachate + crab shell and chemical hydroponic solution for lettuce based on EC content. The chemical nutrient solution was the solution of National Horticulture Research Station for the growth of lettuce. The all of nutrient solution was adjusted 1.5 mS/cm in EC in hydroponics culture. 1. The pH level of leachate of trickling filter was increased and EC decreased gradually during treatment. Pig slurry leachate was low in suspended solids (SS), phosphorus (P), but rich in potassium (K). 2. The plot of slurry leachate (SL) was lowest in the growth characteristics of lettuce. The leaf length and width of lettuce treated with mixture plot of slurry leachate and fish meal (SL + FM) was higher compared with plot in slurry leachate. The chlorophyll reading was reduced in plot treated with slurry leachate, but that in plot of SL+FM was similar compared with control plot. 3. The fresh weight of lettuce showed lowest in the plot treated with slurry leachate. The addition of fish meal increased the yield of comparing plot of slurry leachate, but plots of bone meal and crab shell addition were not significantly difference. The fresh weight of leaf lettuce in plot of SL+FM was 87% as 400.0g compared with control. In conclusion, the mixture solution of pig slurry leachate and fish meal could be used as a nutrition solution of organic lettuce hydroponics.