• 대한전자공학회논문지SD
• /
• 제47권2호
• /
• pp.60-67
• /
• 2010

본 논문에서는 입력 전류를 정현파가 되도록 제어하기 위하여 boost 인덕터 전류의 평균값이 정현파 모양을 따라가도록 하는 평균전류 제어 방식의 PFC IC를 설계하였다. 설계된 IC는 EMI 규격에 적합하도록 75kHz의 고정주파수를 가지고 고속 제어를 위해 넓은 대역폭을 갖도록 오차 증폭기 및 전류 증폭기에 RC 보상 루프를 구성하였다. 또한 시스템 내부의 오실레이터를 이용해 구형파와 삼각파를 발생시켜 역률제어에 적합한 신호를 생성하고, UVLO, OVP, OCP, TSD의 회로를 추가하여 시스템이 안정적으로 동작이 되도록 하였다. 설계된 IC는 $1{\mu}m$ High Voltage(20V) CMOS 공정을 이용하였고, 역률보정기능과 각종 보호 회로를 검증하기 위해 Cadence의 Spectre simulator를 이용하였다.

• 전기학회논문지
• /
• 제62권4호
• /
• pp.510-516
• /
• 2013

This paper suggests a 3-phase series-resonant type high voltage capacitor charger for an EML pulsed power system. The operating principle on the charger is explained by an equivalent circuit. Additionally, we analyze the charging characteristic in one discontinuous conduction mode and three continuous conduction modes. The analysis shows that the resonant current per phase is two thirds of the 3-phase charger's average charging current and one third of the single-phase charger's average charging current with the same capacity. We suggest a design method of the 3-phase capacitor charger in each operational mode and present an example of 3.5 kW capacitor charger at ${\omega}_s=0.33{\omega}_r$. The 3.5 kW 3-phase capacitor charger prototype is assembled with a TI28335 controller and a 40 kJ, 7 kV capacitor. The design rules based on the analysis are verified by experiment.

• 전력전자학회논문지
• /
• 제19권1호
• /
• pp.15-22
• /
• 2014

Recently, parallel operation of dc-dc converters has been widely used in distributed power systems. In this paper, a control method to achieve parallel operation of three-phase bi-directional isolated interleaved dc-dc converters is discussed for the battery charging and discharging system which consists of the 32 battery charger/dischargers and two three-phase bi-directional isolated interleaved dc-dc converters. In the boost mode, the battery energy is delivered to the grid, whereas the grid energy is transferred to the battery in the buck mode operation. The average current sharing control method is employed to obtain an equal conducting of each phase current in the three-phase dc-dc converter. By using the proposed method, the imbalance factor is gratefully reduced from 8 percent to 1 percent. Two 2.5kW three-phase bi-directional dc-dc converter prototype have been built and the proposed method has been verified through experiments.

• 전력전자학회논문지
• /
• 제23권5호
• /
• pp.336-344
• /
• 2018

This study proposes a new PWM method for leakage current reduction and neutral point (NP) current control in three-phase three-level converter employed in bipolar DC distribution systems. The proposed PWM method uses medium vectors only when there is no need to control the NP current. Thus, common mode voltages are held constant to realize zero leakage current. Some space vectors that produce low-frequency common mode voltages are employed to minimize leakage currents when the average NP current needs to be a positive or negative value. The proposed space vector PWM is implemented based on barycentric coordinate. The validity of the proposed PWM method is verified by simulations and experiments.

• Journal of Power Electronics
• /
• 제15권3호
• /
• pp.644-651
• /
• 2015

This paper introduces a novel digital one cycle control (DOCC) boost power factor correction (PFC) converter. The proposed PFC converter realizes the FPGA-based DOCC control approach for single-phase PFC rectifiers without input voltage sensing or a complicated two-loop compensation design. It can also achieve a high power factor and the operation of low harmonic input current ingredients over universal loads in continuous conduction mode. The trailing triangle modulation adopted in this approach makes the acquisition of the average input current an easy process. The controller implementation is based on a boost topology power circuit with low speed, low-resolution A/D converters, and economical FPGA development board. Experimental results demonstrate that the proposed PFC rectifier can obtain a PF value of up to 0.999 and a minimum THD of at least 1.9% using a 120W prototype.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 제37회 하계학술대회 논문집 B
• /
• pp.1209-1210
• /
• 2006

This paper presents a single phase high power factor PWM boost rectifier featuring soft commutat -ion of the active switches at zero current. It incorporates the most desirable properties of conventional PWM and soft switching resonant techniques. The input current shaping is achieved with average current mode control and continuous inductor current mode. This new PWM converter provides zero current turn on and turn off of the active switches, and it is suitable for high power applications employing IGBT's. The principle of operation, the theoretical analysis, a design example, and experi -mental results from a laboratory prototype rated at 1.6[kW] with 400[Vdc] output voltage are presented. The measured efficiency and the power factor were 96.2[%] and 0.99[%], respectively, with an input current THD equal to 3.94[%], for an input voltage with THD equal to 3.8[%], at rated load.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2003년도 하계학술대회 논문집 B
• /
• pp.1169-1171
• /
• 2003

This paper presents a 1.6[kW]class single phase high power factor(HPF) pulse width modulation(PWM) boost rectifier featuring soft commutation of the active switches at zero current. It incorporates the most desirable properties of conventional PWM and soft switching resonant techniques. The input current shaping is achieved with average current mode control and continuous inductor current mode. This new PWM converter provides zero current turn on and turn off of the active switches, and it is suitable for high power applications employing insulated gate bipolar transistors(IGBT'S). The principle of operation, the theoretical analysis, a design example, and experimental results from laboratory prototype rated at 1.6[kW] with 400[Vdc] output voltage are presented. The measured efficiency and the power factor were 96.2[%] and 0.99[%], respectively, with an input current Total Harmonic Distortion(THD) equal to 3.94[%], for an input voltage with THD equal to 3.8[%], at rated load.

• Journal of Animal Science and Technology
• /
• 제48권2호
• /
• pp.315-324
• /
• 2006

This research was conducted to clarify the characteristics of electrochemical decolorization of effluent discharged from a biological animal wastewater treatment process and to finally establish parameters or mode for optimum operation of electrolysis system. Average color unit of wastewater was about 1,200 and DSA(Dimensionally Stable Anode) was used as electrode. Experiments were performed with two different operation conditions or modes, fixed voltage-free current(Run A) and free voltage-fixed current(Run B). Color removal rate was proportional to the electrode area and electrical conductivity, and an equation subject to them at a condition of fixed voltage was derived as follows; Ct=C0ekt, k=[{0.0121×ａ(dm2)× c(mS/cm)}+0.0288], [where, C0: initial color, Ct: color unit after treatment for t, k: reaction coefficient, t: time(min.), ａ: electrode area, c: conductivity]. From the study on the effects of current density on color removal, it was revealed that the removal efficiency of color was function of the current density, showing direct proportion. However, when considered energy consumption rate, maintenance of low current density was an economical way. Based on the obtained results, it was concluded that supplementation of electrolyte is not necessary for the removal of color from the effluent of secondary treatment process and operation with the mode of free voltage-fixed current, rather than operation with fixed voltage-free current mode, would be an efficient way to increase the removal performance and capacity per consumed energy.

• Journal of Power Electronics
• /
• 제16권2호
• /
• pp.654-665
• /
• 2016

The pumping of electric power from photovoltaic (PV) farms is normally carried out using transformers, which require heavy mounting structures and are thus costly, less efficient, and bulky. Therefore, transformerless schemes are developed for the injection of power into the grid. Compared with the H4 inverter topology, the H6 topology is a better choice for pumping PV power into the grid because of the reduced common mode current. This paper presents how the perturb and observe (P&O) algorithm for maximum power point tracking (MPPT) can be implemented in the H6 inverter topology along with the improved sinusoidal current injected to the grid at unity power factor with the average current mode control technique. On the basis of the P&O MPPT algorithm, a power reference for the present insolation level is first calculated. Maintaining this power reference and referring to the AC sine wave of bus bars, a sinusoidal current at unity power factor is injected to the grid. The proportional integral (PI) controller and fuzzy logic controller (FLC) are designed and implemented. The FLC outperforms the PI controller in terms of conversion efficiency and injected power quality. A simulation in the MATLAB/SIMULINK environment is carried out. An experimental prototype is built to validate the proposed idea. The dynamic and steady-state performances of the FLC controller are found to be better than those of the PI controller. The results are presented in this paper.

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• 제5권2호
• /
• pp.408-427
• /
• 2011

Intensive computational complexity is an obstacle of enabling multiview video coding for real-time applications. In this paper, we present a fast macroblock (MB) mode selection algorithm for B frames which are based on the computational complexity analyses between the MB mode selection and reference frame selection. Three strategies are proposed to reduce the coding complexity jointly. First, the temporal correlation of MB modes between current MB and its temporal corresponding MBs is utilized to reduce computational complexity in determining the optimal MB mode. Secondly, Lagrangian cost of SKIP mode is compared with that of Inter $16{\times}16$ modes to early terminate the mode selection process. Thirdly, reference frame correlation among different Inter modes is exploited to reduce the number of reference frames. Experimental results show that the proposed algorithm can promote the encoding speed by 3.71~7.22 times with 0.08dB PSNR degradation and 2.03% bitrate increase on average compared with the joint multiview video model.