• Journal of the Semiconductor & Display Technology
• /
• v.22 no.1
• /
• pp.43-48
• /
• 2023

This paper discusses the design of 32Mbyte asynchronous nonvolatile memory modules, which includes self-diagnosis and RTC (Real Time Clock) functions to enhance their data stability and reliability. Nonvolatile memory modules can maintain data even in a power-off state, thereby improving the stability and reliability of a system or device. However, due to the possibility of data error due to electrical or physical reasons, additional data loss prevention methods are required. To minimize data error in asynchronous nonvolatile memory modules, this paper proposes the use of voltage monitoring circuits, self-diagnosis, BBT (Bad Block Table), ECC (Error Correction Code), CRC (Cyclic Redundancy Check)32, and data check sum, data recording method using RTC. Prototypes have been produced to confirm correct operation and suggest the possibility of commercialization.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.7 no.7
• /
• pp.1498-1508
• /
• 2003

It is important to integrate an enterprise application for automating of the business process, which is responded by a flow of market environment. There are two categories of method that integrate enterprise applications. One is Synchronous Integration, and the other is Asynchronous Integration. EAI(Enterprise Application Integration) and Web service which of the asynchronous integration is focused in the automating method of the business process. After we construct the application integration for automating of the business process, we have to concern about managing of the business transaction. Many Organizations have proposed the process method of business transaction based on 2-phase commit protocol. But this method can't supply the phase that classify the transaction by transaction weight. In this Paper, we Propose an efficient method of transaction process for business transactions, which is composed by ‘Classify Phase’ that classify transactions. We called this model “3-Phase Commit Method Applied by Classify Phase”, we design this model to manage an resource of enterprise efficiently. The proposed method is compared by the method based on 2-Phase commit that could be a problem of management the resource of enterprise, and the advantage of this method is certified to propose the solution of that problem.

• Proceedings of the IEEK Conference
• /
• 1998.06a
• /
• pp.887-890
• /
• 1998

We present a method for initialization of asynchronous circuits using binary decision space representation. From state transition graph(STG) which is given as a specification a circuit, the BDD is generated to solve the state space explosion problem which is caused by concurrecy of STG. We first step, we construct the necessary informaton as a form of K-map from BDD, then find an initial state on the K-map by assignment of don't care assignment.

• Journal of the Korean Institute of Telematics and Electronics C
• /
• v.34C no.12
• /
• pp.1-8
• /
• 1997

In this paper, a new method of state code assignment for reduction of switching activities of state transition in asynchronous circuits is proposed. The algorithm is based on a on-hot code and modifies it to reduce switching activities. To estimate switching activities as a cost functions we introduce state transition probability (STP). AS a results, the proposed algorithm has an advantage of 60% over with the conventional code assignment in terms of switching and code length of state assignment.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.16 no.12
• /
• pp.2635-2642
• /
• 2012

MOST(Media Oriented Systems Transport) is a network protocol for vehicle multimedia, where it guarantees large bandwidth and reliability. However, previous MOST device utilized I2C or I2S communication method to data manage or transfer, Bandwidth of MOST have increased and additional equipments are added to one device, requiring a larger form of bandwidth communication method. Therefore, this research suggests of the methods in improving the efficiency of asynchronous data transfer, and suggest an algorithm, which will improve the reliability.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.39B no.2
• /
• pp.86-94
• /
• 2014

Optical packet switching (OPS) is being considered as one of the switching technologies for a future optical internet. For contention resolution in an optical packet switching (OPS) system, the wavelength dimension is generally used in combination with a fiber delay line (FDL) buffer. In this article, we propose a method to reduce the number of tunable wavelength converters (TWCs) by sharing TWCs for a cost-effective design of an asynchronous OPS system with a shared or an output FDL buffer. Asynchronous and variable-length packets are considered in the OPS system design. To investigate the number of TWCs needed for the OPS system, an algorithm is proposed, which searches for an available TWC and an unused internal wavelength, as well as an outgoing channel. This algorithm is applied to an OPS system with a shared or an output FDL buffer. Also, the number of internal wavelengths (i.e., the conversion range of the TWC) needed for an asynchronous OPS system is presented for cost reduction of the OPS system.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.37 no.9
• /
• pp.47-54
• /
• 2000

We designed asynchronous event logic library with 0.25um CMOS technology and interface chip for heterogeneous system with high-speed asynchronous FIFO operating at 1.6GHz. Optimized asynchronous standard cell layouts and Verilog models are designed for top-down design methodology. A Method for mitigating a design bottleneck when it comes to tolerate clock skew is described. This communication scheme using clock control circuits, which is used for the free of synchronization failures, is analyzed and implemented. With clock control circuit and FIFO, high-speed communication between synchronous modules operating at different clock frequencies or with asynchronous modules is performed. The core size of implemented high-speed 32bit-interface chip for heterogeneous system is about $1.1mm{\times}1.1mm$.

• The KIPS Transactions:PartD
• /
• v.11D no.2
• /
• pp.435-442
• /
• 2004

It is important to integrate an enterprise application for automating of the business process, which is responded by a flow of market environment. There are two categories of method that integrate enterprise applications. One is Synchronous Integration, and the other is Asynchronous Integration. EAI(Enterprise Application Integration) and Web service which of the asynchronous integration is focused in the automating method of the business process. After we construct the application integration for automating of the business process, we have to concern about managing of the business transaction. Many Organizations have proposed the process method of business transaction based on 2-phase commit protocol. But this method can't supply the phase that classify the transaction by transaction weight. In this paper, we propose an efficient method of transaction process for business transactions, which is composed by "Classify Phase" that classify transactions. We called this model "3-Phase Commit Method Applied by Classify Phase, " we design this model to manage an resource of enterprise efficiently. The proposed method is compared by the method based on 2-Phase commit that could be a problem of management the resource of enterprise, and the advantage of this method is certified to propose the solution of that problem.ion of that problem.

• The Journal of Korean Academic Society of Nursing Education
• /
• v.27 no.4
• /
• pp.381-391
• /
• 2021

Purpose: This study aimed to identify the influence of learning presence and self-directed learning ability on nursing students' learning satisfaction according to the online learning method. Methods: The participants of this study were 167 nursing students attending three universities in different cities. The data were collected from July 16 to July 23, 2021, via an online self-reported questionnaire. Using SPSS WIN 27.0, data were analyzed by descriptive statistics, Pearson's correlation coefficient and a multiple regression analysis. Results: The most effective online learning method experienced by nursing students was asynchronous online learning according to 58.2% of the respondents, while 30.3% of the respondents answered synchronous online learning. The main merit of asynchronous online learning was that it was possible to listen repeatedly (61.7%) to lectures, and the top advantage of synchronous online learning was that the location of the class was free (53.3%). In asynchronous online learning, the factors that significantly affected nursing students' learning satisfaction were cognitive presence (𝛽=.60, p<.001) and emotional presence (𝛽=.25, p<.001). These variables accounted for 56% of their learning satisfaction (F=54.12, p<.001). Similarly, cognitive presence (𝛽=.64, p<.001) and emotional presence (𝛽=.21, p=.001) in synchronous online learning, were the factors cited for significantly affecting learning satisfaction. The explanatory power was 62% (F=69.19, p<.001). Conclusions: In conclusion, it was found that cognitive and social presence from the learning presence factors in both asynchronous and synchronous online learning influence and enhance nursing students' learning satisfaction. Therefore, these results provide important data for future online class design in nursing education.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.13 no.3
• /
• pp.1-6
• /
• 1976

In this paper, a method of test pattern generation for the functional failure in both combinational and sequentlal logic networks by using exterded Boole an difference is proposed. The proposed technique provides a systematic approach for the test pattern generation procedure by computing Boolean difference of the Boolean function that represents the Logic network for which the test patterns are to be generated. The computer experimental results show that the proposed method is suitable for both combinational and asynchronous sequential logic networks. Suitable models of clocked flip flops may make it possible for one to extend this method to synchronous sequential logic networks.