• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.436-436
• /
• 2009

현재 상용화되어 있는 결정질 태양전지의 경우 높은 실리콘 가격으로 인해 저가화에 어려움을 격고 있다. 따라서 태양전지 저가화의 한 방법으로 박막태양전지가 주목을 받고 있다. P-I-N 구조의 박막태양전지에서 각 층의 thickness, activation energy, energy bandgap은 고효율 달성을 위한 중요한 요소이다. 본 논문에서는 박막태양전지 P-I-N layer의 가변을 통하여 고효율을 달성하기 위한 simulation을 수행하였다. 가변 조건으로는 p-layer의 thickness, activation energy 그리고 energy bandgap을 단계별로 변화시켰고 i-layer는 thickness를 n-layer는 thickness와 activation energy를 가변하여 최적의 조건을 찾아 분석하였다. 최종 simulation 결과 p-layer의 thickness 5nm, activation energy 0.3eV 그리고 energy bandgap 1.8eV에서, i-layer thickness 400nm, n-layer thickness 30nm, activation energy 0.2eV에서 최고 효율 11.08%를 달성하였다.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.10 no.2
• /
• pp.100-104
• /
• 2000

Diamond film was deposited on Si substrate by using microwave plasma-enhanced chemical vapor deposition (MPECVD) system. After thinning the cross section between diamond film and Si substrate by ion milling method, we investigated its interface via transmission electron microscopy We could observe that the diamond film was grown either directly on Si substrate or via the interlayer between diamond film and Si substrate. Thickness of the interlayer was varied along the cross section. The interlayer might mainly composed of Sic andlor amorphous carbon. We could observe the well-developed electron diffraction pattern of both Si and diamond around the interface. Based on this result, we can conjecture the initial growth behavior of diamond film on Si substrate.

• Korean Journal of Materials Research
• /
• v.7 no.10
• /
• pp.908-913
• /
• 1997

플라즈마 화학 증착 방법에 의해 corning 7059 유리기판위에 비정질 실리콘 박막을 만들고 고온열처리, 다단계급속열처리, 일차원 선형빔(line shape beam)의 가우스 분포를 가지는 엑시머 레이저 열처리를 이용하여 고상 및 액상의 재결정화를 통해 다결정 실리콘 박막을 제작하였다. 편광된 라만 분광학(Raman spectroscopy)을 통하여 여러 가지 열처리 방법과 기판온도에 따른 다결정 실리콘 박막의 잔류응력을 조사하였다. 레이저 열처리에 의하여 결정화된 실리콘 기판의 경우, 높은 결정화된 체적량과 잔류응력을 갖으며 equaxial결정성을 갖는다. 그러나 이러한 고상 재결정화된 다결정 실리콘 박막은 라만스펙트럼에서 480$cm^{-1}$ /주위에 넓게 퍼져있어 비정질상(amorphous phase)이 함께 존재함을 알 수 있다. 고온열처리와 다단계급속열처리의 경우 잔류응력의 크기는 각각 4.07x$10^{9.}$과 4.56x$10^{9 dyne}$ $\textrm{cm}^2$이다. 또한 엑시머레이저 열처리의 경우 기판온도가 상온에서 40$0^{\circ}C$로 증가할수록 열적인 완화에 의해 잔류응력이 1.35x$10^{10}$에서 8.58x$10^{9}$dyne/$\textrm{cm}^2$으로 감소하는 것을 알 수 있다.다.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2003.03a
• /
• pp.41-41
• /
• 2003

비정질 실리콘 박막은 단결정 실리콘에 비해 저가이고 저온형성이 가능하여, 대면적/고효율의 실리콘 박막 태양전지 제작에 응용되고 있다. 태양전지에 적용하기 위해서는 우수한 암전류 및 광전류 특성을 나타내야 하고, 광학적 밴드 갭 특성 또한 중요하다. 본 연구에서는 HDP(High Density Plasma) PECVD 장비를 이용하여 나노결정립 및 비정질 실리콘 박막을 형성하고, 각 박막의 전기적, 광학적 특성을 측정, 평가하였다. 나노결정립 및 비정질 실리콘 박막의 전기적 특성은 Keithley 4200을 이용하여 암전류를 특성을 측정하였고, Solar Simulator를 이용하여 AM1.5, 100mW/$\textrm{cm}^2$ 조건에서 광전류 특성을 측정하였다. 또한, Spectrometer를 이용하여 박막의 투과율을 측정하여 Tauc Plot을 통해 광학적 밴드 갭을 계산하였다. 본 연구에서 형성된 비정질 실리콘 박막은 -$10^{6}$의 우수한 Photoresponse($\sigma$$_{ph}$ $\sigma$$_{d}$) 특성을 나타내었다. 또한, 비정질 실리콘 박막 내에 나노결정립이 형성됨에 따라 암전류는 증가하고, 광학적 밴드 갭도 증가하는 것을 알 수 있었다. 이렇게 밴드 갭이 증가된 나노결정립 실리콘 박막은 태양전지의 Window 층에 적용하면 효율 증가에 크게 기여할 것으로 판단된다.

• Transactions on Electrical and Electronic Materials
• /
• v.15 no.4
• /
• pp.207-212
• /
• 2014

Aluminum-doped zinc oxide (AZO) films were deposited on SiOC/Si wafer by an RF-magnetron sputtering system, by varying the deposition parameters of radio frequency power from 50 to 200 W. To assess the correlation of the optical properties between the substrate and AZO thin film, photoluminescence was measured, and the origin of deep level emission of AZO thin films grown on SiOC/Si wafer was studied. AZO formed on SiOC/Si substrates exhibited ultraviolet emission due to exciton recombination, and the visible emission was associated with intrinsic and extrinsic defects. For the AZO thin film deposited on SiOC at low RF-power, the deep level emission near the UV region is attributed to an increase of the variations of defects related to the AZO and SiOC layers. The applied RF-power influenced an energy gap of localized trap state produced from the defects, and the gap increased at low RF power due to the formation of new defects across the AZO layer caused by lattice mismatch of the AZO and SiOC films. The optical properties of AZO films on amorphous SiOC compared with those of AZO film on Si were considerably improved by reducing the roughness of the surface with low surface ionization energy, and by solving the problem of structural mismatch with the AZO film and Si wafer.

• Journal of Korea Multimedia Society
• /
• v.2 no.1
• /
• pp.89-98
• /
• 1999

In this paper, we propose the delta-shaped interpolation method for displaying multi-source video signals on a-Si TFT LCD Panel. The proposed method can be implemented by using less circuits than the conventional methods. Thus it can be applied to the FPD(Flat Panel Display) system without any cost increase such as field memory cost. In order to compare the picture quality of the proposed method with that of the conventional methods, the computer simulation has been executed by checking PSNR, which is especially focused on the edge characteristics. The simulation results show that the proposed method is better than others from the point of view on the edge and local characteristics of the image. Finally, the characteristics and trade-off of the proposed method are discussed.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.49 no.1
• /
• pp.24-29
• /
• 2000

We propose a simple method to control the crystallization depth of amorphous silicon (a-Si) deposited by PECVD or LPCVD during the excimer laser annealing (ELA). Employing the new method, we have formed poly-Si/a-Si double film and fabricated a new poly-Si TFT with vertical a-Si offsets between the poly-Si channel and the source/drain of TFT without any additional photo-lithography process. The maximum leakage current of the new poly-Si TFT decreased about 80% due to the highly resistive vertical a-Si offsets which reduce the peak electric field in drain depletion region and suppress electron-hole pair generation. In ON state, current flows spreading down through broad a-Si cross-section in the vertical a-Si offsets and the current density in the drain depletion region where large electric field is applied is reduced. The stability of poly-Si TFT has been improved noticeably by suppressing trap state generation in drain region which is caused by high current density and large electric field. For example, ON current of the new TFT decreased only 7% at a stress condition where ON current of conventional TFT decreased 89%.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.18 no.3
• /
• pp.264-268
• /
• 2005

A 2.2-inch QCIF+(176${\times}$RGB${\times}$220) TFT-LCD with integrated row driver was developed using a standard amorphous silicon TFT technology. At low temperature, the integrated row driver operation is dramatically effected by the electron drift mobility reduction(■50 %) and the threshold voltage shift (■1V) of the a-Si TFT. We studied the dependency of circuit design and found that higher on-current circuit is important to guarantee good operation in wide temperature range.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.13 no.2
• /
• pp.93-97
• /
• 2003

The crystallization behavior of amorphous silicon is affected by direction and intensity of electric field in FALC（Field-Aided Lateral Crystallization). Electric field was calculated in a simplified model using conductivity data of Mo, a-Si, $SiO_2$and boundary conditions for electric potential at the electrodes. The magnitude of electric field intensity in each corner of cathode was much larger than that in the center of patterns, and the electric field direction was 50~60 degree outside to cathode. And electric field intensity at a relatively small pattern was larger than that of a large pattern.

• Journal of Information Display
• /
• v.3 no.1
• /
• pp.11-16
• /
• 2002

This paper presents a study on the tubeless Plasma Display Panel (PDP) packaging using glass-to-glass electrostatic bonding with intermediate amorphous silicon. The bonded sample sealing the mixed gas with three species showed high strength ranging from 2.5 MPa to 4 MPa. The glass-to-glass bonding for packaging was performed at a low temperature of $180^{\circ}C$ by applying bias of 250 $V_{dc}$ in ambient of mixed gases of He-Ne(27 %)-Xe(3 %). The tubeless packaging was accomplished by bonding the support glass plate of $30mm{\times}50mm$ on the rear glass panel and the capping glass of $20mm{\times}20mm$. The 4-inch color AC-PDP with thickness of 8 mm was successfully fabricated and fully emitted as white color at a firing voltage of 190V.