• Title/Summary/Keyword: AI chip

Search Result 37, Processing Time 0.026 seconds

Ni/Au Electroless Plating for Solder Bump Formation in Flip Chip (Flip Chip의 Solder Bump 형성을 위한 Ni/Au 무전해 도금 공정 연구)

  • Jo, Min-Gyo;O, Mu-Hyeong;Lee, Won-Hae;Park, Jong-Wan
    • Korean Journal of Materials Research
    • /
    • v.6 no.7
    • /
    • pp.700-708
    • /
    • 1996
  • Electroless plating technique was utilized to flip chip bonding to improve surface mount characteristics. Each step of plating procedure was studied in terms pf pH, plating temperature and plating time. Al patterned 4 inch Si wafers were used as substrstes and zincate was used as an activation solution. Heat treatment was carried out for all the specimens in the temperature range from room temperature to $400^{\circ}C$ for $30^{\circ}C$ minutes in a vacuum furnace. Homogeneous distribution of Zn particles of size was obtained by the zincate treatment with pH 13 ~ 13.5, solution concentration of 15 ~ 25% at room temperature. The plating rates for both Ni-P and Au electroless plating steps increased with increasing the plating temperature and pH. The main crystallization planes of the plated Au were found to be (111) a pH 7 and (200) and (111) at pH 9 independent of the annealing temperature.

  • PDF

X Band 7.5 W MMIC Power Amplifier for Radar Application

  • Lee, Kyung-Ai;Chun, Jong-Hoon;Hong, Song-Cheol
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.8 no.2
    • /
    • pp.139-142
    • /
    • 2008
  • An X-band MMIC power amplifier for radar application is developed using $0.25-{\mu}m$ gate length GaAs pHEMT technology. A bus-bar power combiner at output stage is used to minimize the combiner size and to simplify bias network. The fabricated power amplifier shows 38.75 dBm (7.5 Watt) Psat at 10 GHz. The chip size is $3.5\;mm{\times}3.9\;mm$.

Trend of AI Neuromorphic Semiconductor Technology (인공지능 뉴로모픽 반도체 기술 동향)

  • Oh, K.I.;Kim, S.E.;Bae, Y.H.;Park, K.H.;Kwon, Y.S.
    • Electronics and Telecommunications Trends
    • /
    • v.35 no.3
    • /
    • pp.76-84
    • /
    • 2020
  • Neuromorphic hardware refers to brain-inspired computers or components that model an artificial neural network comprising densely connected parallel neurons and synapses. The major element in the widespread deployment of neural networks in embedded devices are efficient architecture for neuromorphic hardware with regard to performance, power consumption, and chip area. Spiking neural networks (SiNNs) are brain-inspired in which the communication among neurons is modeled in the form of spikes. Owing to brainlike operating modes, SNNs can be power efficient. However, issues still exist with research and actual application of SNNs. In this issue, we focus on the technology development cases and market trends of two typical tracks, which are listed above, from the point of view of artificial intelligence neuromorphic circuits and subsequently describe their future development prospects.

Thermal simulation using COB Type LED modules analysis of thermal characteristics (열 시뮬레이션을 이용한 COB Type LED 모듈 방열특성 분석)

  • Seo, Bum-Sik;Kim, Sung-Hyun;Jeong, Young-Gi;Park, Dae-Hee
    • Proceedings of the KIEE Conference
    • /
    • 2011.07a
    • /
    • pp.1722-1723
    • /
    • 2011
  • LED는 광학적 특성을 유지하기 위해서는 방열설계가 매우 중요한 문제로 요구된다. 대부분의 반도체 소자의 고장 원인은 85%정도가 열로 인한 것이며 고출력 LED의 인가된 에너지는 20%정도가 광으로 출력되며 나머지 80%정도가 열로 전환된다. 이러한 이유 때문에 LED소자의 신뢰성과 효율 향상을 위한 방열성능의 극대화가 필요하다. 본 연구에서는 AI MCPCB 기판에 기반을 둔 COB Type의 고출력 LED모듈의 구조를 제안 하였으며, LED Chip과 금속base 사이의 절연층 유무의 관점에서의 비교 열 시뮬레이션을 통해 결과를 분석하여 고출력 COB LED모듈의 방열 특성을 최적화 하였다.

  • PDF

Implementation of Aeronautical Surveillance Transceiver using AIS based on ADS-B Concepts (선박자동식별장치를 이용한 ADS-B 개념 기반의 항공감시용 송수신기의 구현)

  • Song, Jae-Hoon;Oh, Kyung-Ryoon;Kim, Jong-Chul;Lee, Jang-Yeon
    • Journal of Navigation and Port Research
    • /
    • v.33 no.10
    • /
    • pp.685-690
    • /
    • 2009
  • International Maritime Organization (IMO) recommends the installation of an Automatic Identification System (AIS) according to requirements by SOLAS to avoid maritime collision. AIS provides traffic information of other ships that may be used for maritime traffic control, SAR (Search and Rescue) and collision avoidance to apply safety management. In this paper, preliminary results to implement an aeronautical surveillance transceiver using AIS transceiver based on ADS-B concepts are described. Although altitude information is not required for AIS since the AIS is operated at MSL (Mean Sea Level), altitude information can be extracted by a GPS (Global Positioning System) chip-set in the AIS transceiver. ADS-B transceiver is implemented by defining a surveillance message format including the altitude information and modifying SOTDMA (Self-Organizing Time Division Multiple Access) protocol. Ground tests and flight tests are performed to validate the implementation results.

Implementation of Aeronautical Surveillance Transceiver using AIS based on ADS-B Concepts (선박자동식별장치를 이용한 ADS-B 개념 기반의 항공감시용 송수신기의 구현)

  • Song, Jae-Hoon;Oh, Kyung-Ryoon;Kim, Jong-Chul;Lee, Jang-Yeon
    • Proceedings of the Korean Institute of Navigation and Port Research Conference
    • /
    • 2009.06a
    • /
    • pp.19-20
    • /
    • 2009
  • International Maritime Organization(IMO) recommends the installation of an Automatic Identification System(AIS) according to requirements by SOLAS Chapter 5 to avoid maritime collision. AIS provides traffic information of other ships that may be used for maritime traffic control, SAR(Search and Rescue) and collision avoidance to apply safety management. In this paper, preliminary results to implement an aeronautical surveillance transceiver using AIS transceiver based on ADS-B concepts are described. Although altitude information is not required for AIS since the AIS is operated at MSL(Mean Sea Level), altitude information can be extracted by a GPS chip-set in the ALS transceiver. ADS-B transceiver is implemented by defining a surveillance message format including the altitude information and modifying SOTDMA protocol. Ground tests and flight tests are performed to validate the implementation results.

  • PDF

A Proposal for Drone Entity Identification and Secure Information Provision Technology Using Quantum Entropy Chip-Based Cryptographic Module in WLAN Environment (무선랜 환경에서 양자 엔트로피 칩 기반 암호모듈을 적용한 드론 피아식별과 안전한 정보 제공 기술 제안)

  • Jung, Seowoo;Yun, Seunghwan;Yi, Okyeon
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.32 no.5
    • /
    • pp.891-898
    • /
    • 2022
  • Along with global interest, drones are expanding the base of utilization such as transportation of goods, forest protection, and safety management, and cluster flights are being applied in various fields such as military operations and environmental monitoring. Currently, specialized networks such as e-UM 5G for services in specific industries are being established in Korea. In this regard, drone systems are also moving to establish specialized networks to provide services that are fused with AI and autonomous flight. As drones converge with various services, various security threats in various environments are also subordinated, and in response, requirements and guidelines for drone security are being prepared in Korea. In this paper, we propose a technology method for peer identification and safe information provision between cluster flight drones by utilizing a cryptographic module equipped with wireless LAN and quantum entropy-based random number generator in a cluster flight system and a mobile communication network such as e-UM 5G.

Current and Future Perspectives of Lung Organoid and Lung-on-chip in Biomedical and Pharmaceutical Applications

  • Junhyoung Lee;Jimin Park;Sanghun Kim;Esther Han;Sungho Maeng;Jiyou Han
    • Journal of Life Science
    • /
    • v.34 no.5
    • /
    • pp.339-355
    • /
    • 2024
  • The pulmonary system is a highly complex system that can only be understood by integrating its functional and structural aspects. Hence, in vivo animal models are generally used for pathological studies of pulmonary diseases and the evaluation of inhalation toxicity. However, to reduce the number of animals used in experimentation and with the consideration of animal welfare, alternative methods have been extensively developed. Notably, the Organization for Economic Co-operation and Development (OECD) and the United States Environmental Protection Agency (USEPA) have agreed to prohibit animal testing after 2030. Therefore, the latest advances in biotechnology are revolutionizing the approach to developing in vitro inhalation models. For example, lung organ-on-a-chip (OoC) and organoid models have been intensively studied alongside advancements in three-dimensional (3D) bioprinting and microfluidic systems. These modeling systems can more precisely imitate the complex biological environment compared to traditional in vivo animal experiments. This review paper addresses multiple aspects of the recent in vitro modeling systems of lung OoC and organoids. It includes discussions on the use of endothelial cells, epithelial cells, and fibroblasts composed of lung alveoli generated from pluripotent stem cells or cancer cells. Moreover, it covers lung air-liquid interface (ALI) systems, transwell membrane materials, and in silico models using artificial intelligence (AI) for the establishment and evaluation of in vitro pulmonary systems.

Thermal Compression of Copper-to-Copper Direct Bonding by Copper films Electrodeposited at Low Temperature and High Current Density (저온 및 고전류밀도 조건에서 전기도금된 구리 박막 간의 열-압착 직접 접합)

  • Lee, Chae-Rin;Lee, Jin-Hyeon;Park, Gi-Mun;Yu, Bong-Yeong
    • Proceedings of the Korean Institute of Surface Engineering Conference
    • /
    • 2018.06a
    • /
    • pp.102-102
    • /
    • 2018
  • Electronic industry had required the finer size and the higher performance of the device. Therefore, 3-D die stacking technology such as TSV (through silicon via) and micro-bump had been used. Moreover, by the development of the 3-D die stacking technology, 3-D structure such as chip to chip (c2c) and chip to wafer (c2w) had become practicable. These technologies led to the appearance of HBM (high bandwidth memory). HBM was type of the memory, which is composed of several stacked layers of the memory chips. Each memory chips were connected by TSV and micro-bump. Thus, HBM had lower RC delay and higher performance of data processing than the conventional memory. Moreover, due to the development of the IT industry such as, AI (artificial intelligence), IOT (internet of things), and VR (virtual reality), the lower pitch size and the higher density were required to micro-electronics. Particularly, to obtain the fine pitch, some of the method such as copper pillar, nickel diffusion barrier, and tin-silver or tin-silver-copper based bump had been utillized. TCB (thermal compression bonding) and reflow process (thermal aging) were conventional method to bond between tin-silver or tin-silver-copper caps in the temperature range of 200 to 300 degrees. However, because of tin overflow which caused by higher operating temperature than melting point of Tin ($232^{\circ}C$), there would be the danger of bump bridge failure in fine-pitch bonding. Furthermore, regulating the phase of IMC (intermetallic compound) which was located between nickel diffusion barrier and bump, had a lot of problems. For example, an excess of kirkendall void which provides site of brittle fracture occurs at IMC layer after reflow process. The essential solution to reduce the difficulty of bump bonding process is copper to copper direct bonding below $300^{\circ}C$. In this study, in order to improve the problem of bump bonding process, copper to copper direct bonding was performed below $300^{\circ}C$. The driving force of bonding was the self-annealing properties of electrodeposited Cu with high defect density. The self-annealing property originated in high defect density and non-equilibrium grain boundaries at the triple junction. The electrodeposited Cu at high current density and low bath temperature was fabricated by electroplating on copper deposited silicon wafer. The copper-copper bonding experiments was conducted using thermal pressing machine. The condition of investigation such as thermal parameter and pressure parameter were varied to acquire proper bonded specimens. The bonded interface was characterized by SEM (scanning electron microscope) and OM (optical microscope). The density of grain boundary and defects were examined by TEM (transmission electron microscopy).

  • PDF

Design of an Integer-N Phase.Delay Locked Loop (위상지연을 이용한 Integer-N 방식의 위상.지연고정루프 설계)

  • Choi, Young-Shig;Son, Sang-Woo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.6
    • /
    • pp.51-56
    • /
    • 2010
  • In this paper, a novel Integer-N phase-delay locked loop(P DLL) architecture has been proposed using a voltage controlled delay line(VCDL). The P DLL can have the LF of one small capacitance instead of the conventional second or third-order LF. The size of chip is $255{\mu}m$ $\times$ $935.5{\mu}m$ including the LF. The proposed P DLL has been designed based on a 1.8V $0.18{\mu}m$ CMOS process and proved by HSPICE simulation.