Acknowledgement
This work was supported by the ICT R&D program of MSIT/IITP[2018-0-00197, Development of ultra-low power intelligent edge SoC technology based on lightweight RISC-V processor].
References
- https://www.qualcomm.com/news/onq/2013/10/10/introducing-qualcomm-zeroth-processors-brain-inspiredcomputing
- https://www.qualcomm.com/products/snapdragon-865-5gmobile-platform
- https://www.samsung.com/semiconductor/minisite/exynos/products/mobileprocessor/exynos-980/
- https://www.macworld.com/article/3442716/inside-applesa13-bionic-system-on-chip.html
- https://consumer.huawei.com/en/campaign/kirin-990-series/
- B. V. Benjamin et al., "Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations," Proc. IEEE, vol. 102, no. 5, May. 2014, pp. 699-716. https://doi.org/10.1109/JPROC.2014.2313565
- E. Painkras et al., "SpiNNaker: A 1 W 18 core system-onchip for massively-parallel neural network simulation," IEEE J. Solid-State Circuits, vol. 48, no. 8, Aug. 2013, pp. 1943-1953. https://doi.org/10.1109/JSSC.2013.2259038
- F. Akopyan et al.,"TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip," IEEE Trans. Comput.-Aided Desgin Integr. Circuits Syst., vol. 34, no. 10, Oct. 2015, pp. 1537-1557. https://doi.org/10.1109/TCAD.2015.2474396
- L. Lapicque, "Recherches Quantitatives sur L'excitation E'lectrique des Nerfs Traite'e Comme une Polarization," J. Physiol. Pathol. Gen., vol.9, 1907, pp. 620-635.
- J. Schemmel et al., "Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Seoul, Rep. of Kroea, May 2012, doi: 10.1109/ISCAS.2012.6272131
- S. Moradi et al., "A Scalable Multicore Architecture with Heterogeneous Memory Structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs)," IEEE Trans. Biomed. Circuits Syst., vol. 12, no. 1, Feb. 2018, pp. 106-122. https://doi.org/10.1109/tbcas.2017.2759700
- M. Davies et al., "Loihi: A Neuromorphic Manycore Processor with On-Chip Learning," IEEE Micro, vol. 38, no. 1, Jan. 2018, pp. 82-99. https://doi.org/10.1109/mm.2018.112130359
- https://en.wikipedia.org/wiki/File:NeuroGridBoard.jpeg
- https://www.flickr.com/photos/i bm_ research_zurich/26101819225
- https://commons.wikimedia.org /wiki/File:Core_Top-Level_Microarchitecture.png