• Journal of Institute of Control, Robotics and Systems
• /
• v.22 no.2
• /
• pp.162-169
• /
• 2016

Gyeong-bu railway line in Korea between Seoul and Cheon-an was built as two double tracks. A four-display signaling system, only for the metro line, was installed on the second double track so KTX and conventional trains can only operate on the first double track. This study suggests a method to allow KTX and conventional trains operated on the five-display signaling system to respond to accidents and track defects on the second double-track under the four-display signal system by means of problem analysis, calculation of breaking distances for KTX and conventional trains at each break mode, and improvement of the ATS system.

• Journal of the Semiconductor & Display Technology
• /
• v.19 no.4
• /
• pp.77-83
• /
• 2020

The Linear system analysis for physical system is very powerful tool for system diagnostic utilizing relationship between the input signal and output signal. This method utilized generally to investigate physical properties of system and the nondestructive test by ultrasonic signals. This method can be explained by linear system theory. In this paper the Continuous Wavelets Transform is utilized to search the relation between the linear system and continuous wavelets transform.

• Journal of the Institute of Convergence Signal Processing
• /
• v.12 no.4
• /
• pp.315-321
• /
• 2011

The CRT monitor display system for SONAR signal that are commonly used in ships or naval vessels uses vector scanning method. Therefore the processing circuits of the system is complex. Also because production had been shut down, the supply of parts is difficult as well as high-cost. FPGA -based embedded processor system is flexible to adapting to various applications because it makes simple processing circuits and its core is easily reconfigurable, and provides high speed performance in low-cost. In this paper, we describe an implementation of SONAR signal LCD display system using the FPGA embedded processor system to overcome some weakness of existing CRT system. By changing X-Y Deflection and CRT control blocks of current system into FPGA embedded processor system, our system provides the simplicity, flexibility and low-cost of system configuration, and also real-time acquisition and display of SONAR signal.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.46 no.4
• /
• pp.64-69
• /
• 2009

This paper addresses the simulation methodology of signal integrity and power integrity for mobile display modules. The proposed technique can be applied to analyse a circuit module which consist of connector, FPCB and driver ICs. The recent demand of serial interconnection technology in the mobile display industry needs delicate impedance control of signal and power traces to prohibit system malfunctioning and to reduce electromagnetic field radiation. Based on the S-parameter and Z-parameter analysis, we analyse the correlation between frequency-domain and time-domain measurements. With multi-port macros, signal integrity can be included in power integrity analysis in time domain.

• Journal of the Semiconductor & Display Technology
• /
• v.8 no.4
• /
• pp.77-82
• /
• 2009

In robot operation, a motor with multi-degree of freedom motion control and an encoder for motor control are needed. To perform precise motion, location, and velocity control, the operation of motor and encoder with superior performance is important. In this paper, we studied performance evaluation system that can evaluate the performance of motor and encoder. The performance of motor and encoder can be evaluated in terms of disconnection check, signal variation count, and U, V, W signal check. Disconnection check verifies signal connection between a motor and an encoder, signal variation check verifies A, B signal by counting the number of signal A, B when a motor revolves, and U, V, W signal check verifies operating direction of a motor. The result is shown at graphic LCD integrated in system, and can be checked in PC with PC communication.

• Journal of the Semiconductor & Display Technology
• /
• v.21 no.4
• /
• pp.92-98
• /
• 2022

This paper proposes a new method of the traffic signal detection and the recognition in an HSI color model. The proposed method firstly converts a ROI image in the RGB model to in the HSI model to segment the color of a traffic signal. Secondly, the segmented colors are dilated by the morphological processing to connect the traffic signal light and the signal light case and finally, it extracts the traffic signal light and the case by the aspect ratio using the connected component analysis. The extracted components show the detection and the recognition of the traffic signal lights. The proposed method is implemented using C language in Raspberry Pi 4 system with a camera module for a real-time image processing. The system was fixedly installed in a moving vehicle, and it recorded a video like a vehicle black box. Each frame of the recorded video was extracted, and then the proposed method was tested. The results show that the proposed method is successful for the detection and the recognition of traffic signals.

• 한국HCI학회:학술대회논문집
• /
• 2007.02a
• /
• pp.881-886
• /
• 2007

This study was to develope a vibrotactile display system using windows media player from digital audio signal. WMPlayer10SDK system which was plug-in tool by microsoft windows media player provided its video and audio signal information. The audio signal was tried to be change into vibrotactile display. Audio signal had 4 sections such as 8bit, 16bit, 24bit, and 32bit. Each section was computed its frequency and vibrato scale. And data was transferred to 38400bps network port(COM1) for vibration. Using this system was able to develop the music suit which presented tactile feeling of music beyond sound. Therefore, it may provide cross modal technology for fusion technology of human senses.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.9 no.5
• /
• pp.1031-1038
• /
• 2005

In this paper, we propose real-time 3D image converting architecture by a unit of pixel for 2D/3D compatible PC and LCD of cellular phone with parallax burier, and implement a system for overall display operation after designing a circuit based on FPGA. After digitizing anolog image signal from PC, we recompose it to 3D image signal according to input image type. Since the architecture which rearranges 2D image to 3D depends on parallax burier, we use interleaving method which mixes pixels by a unit of R, G, and B cell. The propose architecture is designed into a circuit based on FPGA with high-speed memory access technique and use 4 SDRAMs for high performance data storing and processing. The implemented system consists of A/D converting system, FPGA system to formatting 2D signal to 3D, and LCD panel with parallax barrier, for 3D display.

• Journal of the Semiconductor & Display Technology
• /
• v.10 no.1
• /
• pp.7-15
• /
• 2011

In this paper, we implement measurement functionality for the 3GPP (Third Generation Partnership Project) WCDMA (Wideband Code Division Multiple Access) modem. Generally speaking, the receiving algorithms in normal modems cannot be used directly to the measurement system due to the lack of the measurement accuracy. In this paper, we propose the new measurement algorithm for precise 3GPP WCDMA signal measurements. In the measurement algorithm, 4-stage parameters estimation scheme is used. To improve the measurement accuracy, we increase the number of the received signal samples by interpolation. The proposed 3GPP WCDMA signal measurement algorithm can be used for verifying and implementing SoC/FPGA modem measurement systems.

• Journal of the Korea Society of Computer and Information
• /
• v.6 no.3
• /
• pp.11-16
• /
• 2001

This paper propose the methods for input systems which can save video inputs from multic in PC environment. For 3-D display the input data from 4 channels are sequentially disp turn with the speed of 4 times faster than one channels. The system consists of 4 cameras, monitor for monitoring the input process. an input processor, and a monitor which can dis data with the speed of 120f㎰. This paper also discusses the operation of the system and st requirements of the system. The circuit of the proposed system is verified using PSpice simulation.