• 제목/요약/키워드: 3D stacking

검색결과 208건 처리시간 0.019초

Overview of High Performance 3D-WLP

  • Kim, Eun-Kyung
    • 한국재료학회지
    • /
    • 제17권7호
    • /
    • pp.347-351
    • /
    • 2007
  • Vertical interconnect technology called 3D stacking has been a major focus of the next generation of IC industries. 3D stacked devices in the vertical dimension give several important advantages over conventional two-dimensional scaling. The most eminent advantage is its performance improvement. Vertical device stacking enhances a performance such as inter-die bandwidth improvements, RC delay mitigation and geometrical routing and placement advantages. At present memory stacking options are of great interest to many industries and research institutes. However, these options are more focused on a form factor reduction rather than the high performance improvements. In order to improve a stacked device performance significantly vertical interconnect technology with wafer level stacking needs to be much more progressed with reduction in inter-wafer pitch and increases in the number of stacked layers. Even though 3D wafer level stacking technology offers many opportunities both in the short term and long term, the full performance benefits of 3D wafer level stacking require technological developments beyond simply the wafer stacking technology itself.

A New Smart Stacking Technology for 3D-LSIs

  • Koyanagi Mitsu
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2005년도 ISMP
    • /
    • pp.89-110
    • /
    • 2005
  • A new 3D integration technology using wafer-to-wafer and chip-to-wafer stacking method was described. It was demonstrated that 3D microprocessor, 3D shared memory, 3D image processing chip and 3D artificial retina chip fabricated using 3D integration technology were successfully operated. The possibility of applying 3D image processing chip and 3D artificial retina chip to Robot's eye was investigated. The possibility of implanting 3D artificial retina chip into human eye was investigated.

  • PDF

3D 패키지용 관통 전극 형성에 관한 연구 (Fabrication of Through-hole Interconnect in Si Wafer for 3D Package)

  • 김대곤;김종웅;하상수;정재필;신영의;문정훈;정승부
    • Journal of Welding and Joining
    • /
    • 제24권2호
    • /
    • pp.64-70
    • /
    • 2006
  • The 3-dimensional (3D) chip stacking technology is a leading technology to realize a high density and high performance system in package (SiP). There are several kinds of methods for chip stacking, but the stacking and interconnection through Cu filled through-hole via is considered to be one of the most advanced stacking technologies. Therefore, we studied the optimum process of through-hole via formation and Cu filling process for Si wafer stacking. Through-hole via was formed with DRIE (Deep Reactive ion Etching) and Cu filling was realized with the electroplating method. The optimized conditions for the via formation were RE coil power of 200 W, etch/passivation cycle time of 6.5 : 6 s and SF6 : C4F8 gas flow rate of 260 : 100 sccm. The reverse pulsed current of 1.5 A/dm2 was the most favorable condition for the Cu electroplating in the via. The Cu filled Si wafer was chemically and mechanically polished (CMP) for the following flip chip bumping technology.

IoT 적용을 위한 다종 소자 전자패키징 기술 (Heterogeneous Device Packaging Technology for the Internet of Things Applications)

  • 김사라은경
    • 마이크로전자및패키징학회지
    • /
    • 제23권3호
    • /
    • pp.1-6
    • /
    • 2016
  • IoT 적용을 위해서는 다종 소자를 높은 connectivity 밀도로 집적화시키는 전자패키징 기술이 매우 중요하다. FOWLP 기술은 입출력 밀도가 높고, 소자의 집적화가 우수하고, 디자인 유연성이 우수하여, 최근 개발이 집중되고 있는 기술이다. 웨이퍼나 패널 기반의 FOWLP 기술은 초미세 피치 RDL 공정 기술과 몰딩 기술 개발이 최적화 되어야 할 것이다. 3D stacking 기술 특히 웨이퍼 본딩 후 TSV를 제조하는 방법(via after bonding)은 가격을 낮추면서 connectivity를 높이는데 매우 효과적이라 하겠다. 하지만 저온 웨이퍼 본딩이나 TSV etch stop 공정과 같이 아직 해결해야할 단위 공정들이 있다. Substrate 기술은 두께를 줄이고 가격을 낮추는 공정 개발이 계속 주목되겠지만, 칩과 PCB와의 통합설계(co-design)가 더욱 중요하게 될 것이다.

FDM 3D Printing 적층조건에 따른 기계적 물성의 연구 (A study of mechanical properties with FDM 3D printing layer conditions)

  • 김범준;이태흥;손일선
    • Design & Manufacturing
    • /
    • 제12권3호
    • /
    • pp.19-24
    • /
    • 2018
  • Fused deposition Modeling (FDM) is one of the most widely used for the prototype of parts at ease. The FDM 3D printing method is a lamination manufacturing method that the resin is melted at a high temperature and piled up one by one. Another term is also referred to as FFF (Fused Filament Fabrication). 3D printing technology is mainly used only in the area of prototype production, not in production of commercial products. Therefore, if FDM 3D printer is applied to the product process of commercial products when considered, the strength and dimensional accuracy of the manufactured product is expected to be important. In this study, the mechanical properties of parts made by 3D printing with FDM method were investigated. The aim of this work is to examine how the mechanical properties of the FDM parts, by changing of processing FDM printing direction and the height of stacking layer is affected. The effect of the lamination direction and the height of the stacking layer, which are set as variables in the lamination process, by using the tensile specimen and impact specimen after the FDM manufacturing process were investigated and analyzed. The PLA (Poly Lactic Acid) was used as the filament materials for the 3D printing.

Novel Bumping and Underfill Technologies for 3D IC Integration

  • Sung, Ki-Jun;Choi, Kwang-Seong;Bae, Hyun-Cheol;Kwon, Yong-Hwan;Eom, Yong-Sung
    • ETRI Journal
    • /
    • 제34권5호
    • /
    • pp.706-712
    • /
    • 2012
  • In previous work, novel maskless bumping and no-flow underfill technologies for three-dimensional (3D) integrated circuit (IC) integration were developed. The bumping material, solder bump maker (SBM) composed of resin and solder powder, is designed to form low-volume solder bumps on a through silicon via (TSV) chip for the 3D IC integration through the conventional reflow process. To obtain the optimized volume of solder bumps using the SBM, the effect of the volumetric mixing ratio of resin and solder powder is studied in this paper. A no-flow underfill material named "fluxing underfill" is proposed for a simplified stacking process for the 3D IC integration. It can remove the oxide layer on solder bumps like flux and play a role of an underfill after the stacking process. The bumping process and the stacking process using the SBM and the fluxing underfill, respectively, for the TSV chips are carefully designed so that two-tier stacked TSV chips are sucessfully stacked.

적층방향에 따른 3D프린팅 콘크리트의 면내 및 면외 구조 성능 평가 연구 (In-Plane and Out-of-Plane Test and FEM Analysis of 3D Printing Concrete Specimens According to Stacking Direction)

  • 안효서;이가윤;이성민;신동원;이기학
    • 한국지진공학회논문집
    • /
    • 제27권6호
    • /
    • pp.321-330
    • /
    • 2023
  • In this study, the structural performance of the specimen fabricated through 3D printing was evaluated through monotonic loading experiments analysis to apply to 3D printed structures. The compression and flexural experiments were carried out, and the experimental results were compared to the finite element model results. The loading directions of specimens were investigated to consider the capacity of specimens with different curing periods, such as 7 and 28 days. As a result, the strength tended to increase slightly depending on the stacking direction. Also, between the 3D-printed panel composite and the non-reinforced panel, the bending performance depended on the presence or absence of composite reinforcement.

Micro Block Stacking 방법으로 제작한 집적형 단일모드 외부 공진 레이저 (Fabrication of the Single-Mode External-Cavity Laser using Micro Block Stacking Technique)

  • 윤현재
    • 한국광학회지
    • /
    • 제19권2호
    • /
    • pp.140-143
    • /
    • 2008
  • Micro-Block Stacking(MBS) 방법으로 1550nm FP-LD와 박막 필터, 마이크로 볼 렌즈를 사용하여 집적형 외부 공진기 레이저를 제작하였다. 제작한 집적형 외부 공진기 레이저 모듈 크기는 $2.0{\times}2.1{\times}0.7\;mm^3$이었으며 TO-CAN 형태로 패키징하였다. 투과율이 1.8%인 박막 필터를 사용한 집적형 외부 공진기 레이저의 경우 광출력이 -27.1 dBm이고 SMSR이 31.7 dB인 양호한 단일모드 레이저 특성을 얻을 수 있었다.

Mold-Flow Simulation in 3 Die Stack Chip Scale Packaging

  • Rhee Min-Woo
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2005년도 ISMP
    • /
    • pp.67-88
    • /
    • 2005
  • Mold-Flow 3 Die Stack CSP of Mold array packaging with different Gate types. As high density package option such as 3 or 4 die stacking technologies are developed, the major concerning points of mold related qualities such as incomplete mold, exposed wires and wire sweeping issues are increased because of its narrow space between die top and mold surface and higher wiring density. Full 3D rheokinetic simulation of Mold flow for 3 die stacking structure case was done with the rheological parameters acquired from Slit-Die rheometer and DSC of commercial EMC. The center gate showed severe void but corner gate showed relatively better void performance. But in case of wire sweeping related, the center gate type showed less wire sweeping than corner gate types. From the simulation results, corner gate types showed increased velocity, shear stress and mold pressure near the gate and final filling zone. The experimental Case study and the Mold flow simulation showed good agreement on the mold void and wire sweeping related prediction. Full 3D simulation methodologies with proper rheokinetic material characterization by thermal and rheological instruments enable the prediction of micro-scale mold filling behavior in the multi die stacking and other complicated packaging structures for the future application.

  • PDF