A New Smart Stacking Technology for 3D-LSIs

Mitsumasa Koyanagi

(Tohoku Univ./Japan)




A New Smart Stacking Technology for 3D-LSIs


Mitsu Koyanagi


Dept. of Bioengineering and Robotics, Tohoku University, Japan


Outline

- 1. Introduction
- 2. Advantages of 3D LSI
- 3. Smart-Stack 3D Integration Technology
- 4. Fabrication and Evaluation 3D LSI Test Chips
- 5. Applications of Fabricated 3D LSI Chips
- 6. Summary











A new 3D integration technology using a novel wafer level stacking method





the formal administration of the formal distribution in


- Different LSI wafers, which were independently fabricated are vertically stacked to form 3D LSI.
 - Discovering of tratal princips time
- · Compatible with normal LSI process.
 - No preeding on excessive increase of processing step and complexity
- · High density short interconnection can be formed.
- louvening arrive performance (Parallel Processing)


Fabrication Method for Super Chip Using Smart-Stack Technology Known Good Die (KGD) Gluing Good Die to Wafer 3D Integration Semi-FablessTM Super Smart Stack (SSS) TechnologyTM
























Publications of Fabricated 3D IC Chips


- •3-layer stacked image sensor chip (Mitsubishi) Laser recrystallization (IEDM, 1986)
- *3-layer stacked image sensor chip (Tohoku Univ.) (IEDM, 1999) Wafer bonding (Wafer non-transfer, Buried interconnection)
- 3-layer stacked memory chip (Tohoku Univ.) (IEDM, 2000) Wafer bonding (Wafer non-transfer, Buried interconnection)
- •2-layer stacked image sensor chip (MIT) (ISSCC, 2001) SOI wafer bonding
- *3-layer stacked artificial retina chip (Tohoku Univ.) (ISSCC, 2001) Wafer bonding (Wafer non-transfer, Buried interconnection)
- •3-layer stacked microprocessor chip (Tohoku Univ.) (Cool Chips, 2002) Wafer bonding (Wafer non-transfer, Buried interconnection)
- •2-layer stacked image sensor chip (MIT) (ISSCC, 2005) SOI wafer bonding





































Photomicrograph of 3D Artificial Retina Chip



Visual Information Processing Using 3D Artificial Retina Chip $(64 \times 64 \text{ photo receptor cells})$










(a) Input pattern


photo circuit


(b) Output pattern from (c) Output pattern from Ganglion cell circuit














Summary

- -A new 3D integration technology using wafer-to-wafer and chip-to-wafer stacking method was described.
- -It was demonstrated that 3D microprocessor, 3D shared memory, 3D image processing chip and 3D artificial retina chip fabricated using 3D integration technology were successfully operated.
- -The possibility of applying 3D image processing chip and 3D artificial retina chip to Robot's eye was investigated.
- -The possibility of implanting 3D artificial retina chip into human eye was investigated.