• Title/Summary/Keyword: 3-bit down counter

Search Result 3, Processing Time 0.018 seconds

3-bit Up/Down Counter based on Magnetic-Tunnel-Junction Elements (Magnetic-Tunnel-Junction 소자를 이용한 3비트 업/다운 카운터)

  • Lee, Seung-Yeon;Kim, Ji-Hyun;Lee, Gam-Young;Yang, Hee-Jung;Lee, Seung-Jun;Shin, Hyung-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.1
    • /
    • pp.1-7
    • /
    • 2007
  • An MTJ element not only computes Boolean function but also stores the output result in itself. We can make the most use of magneto-logic's merits by employing the magneto-logic in substitution for the sequential logic as well as the combinational logic. This unique feature opens a new horizon for potential application of MTJ as a universal logic element. Magneto-logic circuits using MTJ elements are more integrative and non-volatile. This paper presents novel 3-bit magneto-logic up/down counters and presents simulation results based on the HSPICE macro-model of MTJ that we have developed.

A Mixed-Signal IC for Magnetic Stripe Storage System (자기 띠 저장 시스템을 위한 혼성 신호 칩)

  • Lim, Shin-Il;Choi, Jong-Chan
    • Journal of IKEEE
    • /
    • v.2 no.1 s.2
    • /
    • pp.34-41
    • /
    • 1998
  • An integrated circuit for magnetic stripe storage system is implemented. All the analog and digital circuits are integrated in one chip. The analog block contains preamplifier, peak detecter, comparator and reference generater. And digital block includes reference window signal generater, up/down counter for F/2F signal measurement, bit-error detection logic, and control logic. Both the encoding and decoding functions for F/2F signal processing are provided. An AGC(automatic gain control) circuit which was included in conventional circuits is eliminated due to optimized circuit design. Misreading prevention circuits are also proposed by fixing up new reference bit when broken bits are detected. The prototype chip is implemented using $0.8{\mu}m$ N-well CMOS technology and operates from 3.3 V to 7.5 V of supply voltage. It occupies a die area of $3.04mm^2(1.6mm{\times}1.9mm)$ and dissipates 8 mW with a 5 V supply voltage.

  • PDF

Design of efficient self-repair system for multi-faults (다중고장에 대한 효율적인 자가치유시스템 설계)

  • Choi, Ho-Yong;Seo, Jung-Il;Yu, Chung-Ho;Woo, Cheol-Jong;Lee, Jae-Eun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.69-76
    • /
    • 2006
  • This paper proposes a self-repair system which is able to self-repair in cell unit by imitating the structure of living beings. Because the data of artificial cells move even diagonally, our system can self-repair faults not in column unit, but in cell unit. It leads to design an efficient self-repair system for multiple faults. Moreover, in artificial cell design, the usage of logic-based design method has smaller system size than that of the previous register-based design method. Our experimental result for 2-bit up/down counter shows 40.3% reduction in hardware overhead, compared to the previous method [6].