• Proceedings of the KIEE Conference
• /
• 2006.10c
• /
• pp.388-390
• /
• 2006

This paper presents a hybrid SoC design for phase detection of single tone signal. The designed hybrid SoC is composed of three functional blocks, i.e., an analog to digital converter module, a phase detection module and a controller module. A design of the controller module is based on a 16-bit RISC architecture. An I/O interface and an LCD control interface for transmission and display of phase measurement values are included in the design of the controller module. A design of the phase detector is based on a recursive sliding-DFT. The recursive architecture effectively reduces the gate numbers required in the implementation of the module. The ADC module includes a single-bit second-order sigma-delta modulator and a digital decimation filter. The decimation filter is designed to give 98dB of SNR for the ADC. The effective resolution of the ADC is enhanced to 98dB of SNR by the incorporation of a pre FIR filter, a 2-stage cascaded integrator- comb(CIC) filter and a 30-tab FIR filter in the decimation. The hybrid SoC is verified in FPGA and implemented in 0.35 CMOS Technology.

• Proceedings of the Korean Society of Propulsion Engineers Conference
• /
• 2017.05a
• /
• pp.144-147
• /
• 2017

A hybrid rocket engine capable of thrust throttling and underwater-working was developed for the underwater high-speed vehicle propulsion system. The hybrid rocket engine was designed and made by two types of ground test motor and underwater working motors. An engine performance was verified by the ground tests with the ground test motor and in the case of underwater motors the ground tests and underwater tests were performed. For the underwater operation a two-stage ignition system was adopted and a rupture disc was installed at the end of nozzle for a water-tight just before an ignition. Successful ignition and propulsion were confirmed in the underwater test with the final selected double rupture disc.

• Journal of Chest Surgery
• /
• v.50 no.4
• /
• pp.247-254
• /
• 2017

Background: Hybrid coronary revascularization (HCR) was developed to combine the advantages of coronary artery bypass graft (CABG) with percutaneous coronary intervention (PCI). However, it is still controversial whether it is more optimal to perform CABG or PCI first. The purpose of this study was to compare the clinical outcomes of these 2 approaches. Methods: Eighty patients who underwent HCR from May 2010 to December 2015 were enrolled in this retrospective analysis. The CABG-first group comprised 12 patients and the PCI-first group comprised 68 patients. Outcomes of interest included in-hospital perioperative factors, major adverse cardiac and cerebrovascular events (MACCEs), and the incidence of repeated revascularization, especially for the target vessel lesion. Results: No significant difference was found in the amount of postoperative bleeding (p=0.239). The incidence of MACCEs was similar between the CABG-first and PCI-first groups (1 of 12 [8.3%] vs. 5 of 68 [7.4%], p>0.999). Repeated revascularization was performed on 3 patients (25%) in the CABG-first and 9 patients (13.2%) in the PCI-first group (p=0.376). Conclusion: There were no significant differences in postoperative and medium-term outcomes between the CABG-first and PCI-first groups. Based on these results, it can be inferred that it is safe to opt for either CABG or PCI as the primary procedure in 2-stage HCR.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.2
• /
• pp.189-197
• /
• 2014

This work proposes a 12b 100 MS/s $0.11{\mu}m$ CMOS three-step hybrid pipeline ADC for high-speed communication and mobile display systems requiring high resolution, low power, and small size. The first stage based on time-interleaved dual-channel SAR ADCs properly handles the Nyquist-rate input without a dedicated SHA. An input sampling clock for each SAR ADC is synchronized to a reference clock to minimize a sampling-time mismatch between the channels. Only one residue amplifier is employed and shared in the proposed ADC for the first-stage SAR ADCs as well as the MDAC of back-end pipeline stages. The shared amplifier, in particular, reduces performance degradation caused by offset and gain mismatches between two channels of the SAR ADCs. Two separate reference voltages relieve a reference disturbance due to the different operating frequencies of the front-end SAR ADCs and the back-end pipeline stages. The prototype ADC in a $0.11{\mu}m$ CMOS shows the measured DNL and INL within 0.38 LSB and 1.21 LSB, respectively. The ADC occupies an active die area of $1.34mm^2$ and consumes 25.3 mW with a maximum SNDR and SFDR of 60.2 dB and 69.5 dB, respectively, at 1.1 V and 100 MS/s.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.22 no.3
• /
• pp.380-388
• /
• 2011

In this paper, we developed the X-band 63 watt pulsed SSPA(Solid State Power Amplifier) by using HMIC(Hybrid Microwave Integrated Circuits). The pulsed SSPA consists of power supply and 3-stage amplifier modules : pre-amplifier stage, driver-amplifier stage, final-amplifier stage. The developed pulsed SSPA provides more than 63 watts of output power with a short pulse width and the duty cycle of up to 1.2 % at $70^{\circ}C$. The fabricated module offers great than 37 dB of saturated gain across the operating band. Input and output VSWR is <1.5:1. This module has an average current of 400 mA typical and operates at a +28 $V_{dc}$ supply. The developed SSPA in this paper can apply to pulsed Doppler radar with high speed operation.

• Industrial Engineering and Management Systems
• /
• v.8 no.1
• /
• pp.14-21
• /
• 2009

We formulate a mathematical model of remanufacturing system as multi-stage reverse Logistics Network Problem (mrLNP) with minimizing the total costs for reverse logistics shipping cost and inventory holding cost at disassembly centers and processing centers over finite planning horizons. For solving this problem, in the 1st and the 2nd stages, we propose a Genetic Algorithm (GA) with priority-based encoding method combined with a new crossover operator called as Weight Mapping Crossover (WMX). A heuristic approach is applied in the 3rd stage where parts are transported from some processing centers to one manufacturer. Computer simulations show the effectiveness and efficiency of our approach. In numerical experiments, the results of the proposed method are better than pnGA (Prufer number-based GA).

• Proceedings of the KIEE Conference
• /
• 1996.11a
• /
• pp.279-281
• /
• 1996

This paper deals with the two stage surge protection device by using varistor and LC low pass filter. Recently varistor alone has been used with overvoltage protection devices for the AC power mains and has same problems associated with high remnant voltage and noise. In this work, in order to improve the cutoff performance of surge protection device, the lightning surge protection device having two stage hybrid circuit for an AC single phase mains was designed and fabricated. Operation characteristics and surge clamping performance of the surge protection device in an $8/20{\mu}s$ surge current are investigated. As a consequence, it is found that the proposed two stage surge protective device for AC power mains has a variety of advantages such as a smaller clamping voltage, high frequency noise reduction and large clamping capacity.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.12
• /
• pp.2675-2680
• /
• 2010

Computation steps for 3D graphic processing consist of two stages - fixed operation stage and programming required stage. Using this characteristic of 3D pipeline, a hybrid structure between graphics hardware designed by fixed structure and programmable hardware based on instructions, can handle graphic processing more efficiently. In this paper, fragment Shader is designed under this hybrid structure. It also supports OpenGL ES 2.0. Interior interface is optimized to reduce the delay of entire pipeline, which may be occurred by data I/O between the fixed hardware and the Shader. Interior register group of the Shader is designed by an interleaved structure to improve the register space and processing speed.

• The Journal of Korean Academic Society of Nursing Education
• /
• v.27 no.2
• /
• pp.117-131
• /
• 2021

Purpose: This study is a qualitative study that investigated the nature of Koreans' spiritual health using a hybrid model, clarifying the definition and attributes of the concept. Methods: The nature and definition of Koreans' spiritual health were identified through a review of the extensive literature at the theoretical stage and then compared with an analysis of the in-depth interview data conducted by the researcher in the fieldwork stage. Results: Koreans' spiritual health comprised nine attributes: awareness of the meaning and purpose of life, self-awareness, self-acceptance and recognition, self-transcendence, self-integration, harmony of relationships, self-actualization and development, the inner affective attributes of hope, happiness, fulfillment and thankful mind, and the interpersonal affective attributes of one connected mind, compassion, generosity and humility. The scope of the Absolute is expanded to 'heaven' and 'ancestors', and harmony with the community is emphasized. Conclusion: We have found that Koreans' spiritual health is important for total nursing care and that mental, social and physical health can be improved if spiritual health is promoted. Considering this point, personal and organizational efforts are needed to ensure that spiritual nursing is positively applied in community and clinical settings.

• Journal of Convergence for Information Technology
• /
• v.11 no.8
• /
• pp.207-211
• /
• 2021

This paper addresses a two-stage flexible flow shop scheduling problem in which there is one machine in stage 1 and two identical machines in stage 2. The objective is the minimization of the total completion time. The problem is formulated by a mixed integer quadratic programming (MIQP) and a hybrid simulated annealing (HSA) is proposed to solve the MIQP. The HSA adopts the exploration capabilities of a genetic algorithm and incorporates a simulated annealing to reduce the premature convergence. Extensive computational tests on randomly generated problems are carried out to evaluate the performance of the HSA.