• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.35D no.6
• /
• pp.92-98
• /
• 1998

The transform limited optical short pulses are generated by compression of pulses from a gain switched distributed feedback laser at 5 GHz repetition rate. The gain-switched pulses have the minimum pulse width of 27 psec with the spectral width of 1.1 nm. Thus the output pulses have a large amount of linear chirp and nonlinear chirp. We suppress the nonlinear chirp by passing the pulses through the optical band pass filter with 3 dB band width of 0.55 nm which is narrower than spectral width of the input pulses and generate 7.1 psec pulses by compressing the output with the dispersion compensating fiber. The pulses have time-bandwidth product of 0.49 which is close to the transform limited gaussian pulse. These pulses can be utilized as optical sources in 40 Gbit/s time division multiplexed optical transmission system.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.40 no.6
• /
• pp.408-420
• /
• 2003

This paper describes a Delay Locked Loop (DLL) circuit having two advancements : 1) a dual loop operation for a wide lock-range and 2) programmable replica delays using antifuse circuitry and internal voltage generator for a post-package skew calibration. The dual loop operation uses information from the initial time-difference between reference clock and internal clock to select one of the differential internal loops. This increases the lock-range of the DLL to the lower frequency. In addition, incorporation with the programmable replica delay using antifuse circuitry and internal voltage generator allows for the elimination of skews between external clock and internal clock that occur from on and off-chip variations after the package process. The proposed DLL, fabricated on 0.16m process, operates over the wide range of 42MHz - 400MHz with 2.3v power supply. The measured results show 43psec peak-to-peak jitter and 4.71psec ms jitter consuming 52㎽ at 400MHz.

• Nuclear Engineering and Technology
• /
• v.25 no.1
• /
• pp.71-79
• /
• 1993

Positron annihilation characteristics and microhardness of 25% cold worked and isochronally annealed hafnium specimens were measured to study recovery and recrystallization stages of hafnium specimens. The annihilation lifetime of positrons in hafnium has been measured for the distinct cases of annihilation in the annealed lattice and annihilation after trapping at lattice defects generated by cold deformation at room temperature. The annihilation lifetime in the annealed lattice was 187 $\pm$3.7 psec, whereas it was 217 $\pm$ 4.2 psec for positrons trapped at deformation-induced defects (mostly dislocations). The changes in Doppler broadening and hardness showed similar trend in the recrystallization range, however, the measured value of Doppler broadening variation were quite sensitive to changes in the recovery region in which the variation in hardness value was completely insensitive. Recovery of cold worked hafnium initiated at about 623 K and recrystallization occurred at around 1023 K.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.7
• /
• pp.216-222
• /
• 1996

Since many typical 2.5 Gbps optical transmitter modules use a 50$\Omega$ characteristic impedance, they require relatively high voltage and high power sources compared to the 25$\Omega$ module. However, simple replacement of the 50$\Omega$ internal matching impedance with 25$\Omega$ results in bandwidth reduction and consequent problem of data transmitter module is proposed in order to expand the modulator bandwidth. From the calculated resutls based on accurate 3-dimensional inductance analysis, we have found that the series parasitic inductance is a dominant element limiting the bandwidth and the insertion of a 2.5pF capacitor in parallel to the 20$\Omega$ matching resiter can increase the 3 dB bandwidth about 1.4GHz wider. The time-domain results show the rise time (140 psec) without the compensation is greatly improved to 63 psec with the compensation. This capacitive ocmpensation can be implemented easily and be compatible with common manufacturing process of the optical transmitter module.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.7 no.4
• /
• pp.241-246
• /
• 2007

This paper presents two novel compensation circuits for leakage current and power supply noise (PSN) in phase locked loop (PLL) using a nanometer CMOS technology. The leakage compensation circuit reduces the leakage current of the charge pump circuit and the PSN compensation circuit decreases the effect of power supply variation on the output frequency of VCO. The PLL design is based on a 32nm predictive CMOS technology and uses a 0.9 V power supply voltage. The simulation results show that the proposed PLL achieves 88% jitter reduction at 440 MHz output frequency compared to the PLL without leakage compensator and its output frequency drift is little to 20% power supply voltage variations. The PLL has an output frequency range of 40 $M{\sim}725$ MHz with a multiplication range of 1-1023, and the RMS and peak-to-peak jitter are 5psec and 42.7 psec, respectively.

• Korean Journal of Optics and Photonics
• /
• v.12 no.2
• /
• pp.135-142
• /
• 2001

Recently, plastic optical fiber draws a lot of attention as a new transmission medium for local area network (LAN) and home network applications. As PMMA based GI-POF (Graded Index Plastic Optical Fiber) has very low loss at about 500 nm and 650 nm wavelengths, it is very important to have a compact ultra short optical pulse source at these wavelength windows. In this paper, we have investigated detailed characteristics of gain switched laser system by using a commercially available low cost RF devices and an InGaAlP Fabry Perot semiconductor laser operating at 650 nm wavelength. The shortest optical 'pulse obtained was 33 psec with 1 GHz repetition rate. Depending on the DC bias current and the modulation frequency, the FWHM and the pulse energy of the gain switched pulses show 33.3-82.8 psec and 0.97-9.69 pI respectively. Also, the spectral bandwidths for CW and gain switched operations are 0.44 nm and 1.50 nm. We believe that these results are quite useful for high bit rate optical transmission applications with PMMA based plastic optical fibers in addition to estimate properties of ultra fast optical components and electro-optic devices. vices.

• Journal of IKEEE
• /
• v.10 no.2 s.19
• /
• pp.109-115
• /
• 2006

In this paper, High order derivative Gaussian pulse generator for DS-UWB communication satisfying the regulation of FCC was proposed and fabricated. In order to transform rectangular signal of 100Mbps to a Gaussian pulse, the fabricated Gaussian pulse generator consists of only two SRD. The output pulse had the widths of 330 psec and amplitudes of 920 mV. In addition, the designed and fabricated dual bandpass filter shows high order derivate characteristics by using micro-strip line and parallel stub to remove WLAN band. We generated the 13th Gaussian pulse restricted frequency spectrum of WLAN band more than -25dB. The pulse had pulse width of 1 nsec and amplitude of 25 mV.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.10
• /
• pp.63-68
• /
• 2004

A high-resolution synchronous mirror delay (SMD) is proposed in order to reduce the clock skew between the external clock and the infernal clock of a chip. The proposed SMD reduces the clock skew in two steps. Coarse locking is achieved by the SMD. Fine locking is achieved by the successive approximation register-controlled DLL. The total locking time is 10 clock cycles. Simulation results show that the proposed SMD operates with 50psec clock skew at 182MHz and consumes 17.5mW at 3.3V supply voltage in a 0.35 um 1-poly 4-metal CMOS technology.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.4
• /
• pp.1-8
• /
• 2004

A novol clock distribution scheme is proposed for high-speed and low-power digital system to minimize clock skew and reduce dynamic power consumption. This scheme has ideal zero-skew characteristic by using folded clock lines (FCL) and phase blending circuit. For analyzing suitable line structures to FCLs, microstrip line and coplanar line are placed with folded clock lines. Simulation results show that the maximum clock-skew between two receivers located 10mm apart is less than lops at 1㎓ and the maximum clock-skew between two receivers located 20mm apart is less than 60ps at 1㎓. Also the results show that the minimum skews of clock signals regardless of process, voltage, and temperature variation are invariant.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.42 no.6 s.336
• /
• pp.61-66
• /
• 2005

In this paper, we implemented a impulse generator, the one of the part in UWB(Ultra Wide Band) system using step recovery diode(SRD) and gain-switced semiconductor laser. The impulse generator was consisted of four stages; The first stage used SRD to generate the first impulse for gain switching. The second stage controled current for the suitable gain switching condition. The third was the second impulse generator to generate gaussian pulse. For gain switching, the first impulse was applied to semiconductor laser. In the last stage the gain switched impulse was converted into mono-gaussian pulse. The measured mono-gaussian pulse was 360 psec pulse-width and $-70mV \~ +50mV$ amplitude in time domain. In frequency domain its magnitude and bandwidth was, respectively, -41dBm and 3.6GHz. Accordingly, the impulse generator that we suggested was suitable for UWB systems.