• Title/Summary/Keyword: 직렬화

Search Result 314, Processing Time 0.024 seconds

Implementation of Dual Voltage Level DC Power Line Communication Driver for Multiple Access Serial Bidirectional Communication (양방향 다중직렬통신을 위한 이중전압 직류 전력선 통신 드라이버 구현)

  • Han, Kyong-Ho;Hwang, Ha-Yoon
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.23 no.10
    • /
    • pp.29-35
    • /
    • 2009
  • This paper handles, implementation of multiple access bidirectional serial communications protocol using DC power lines. The normal voltage of the power communication line maintains 24[V] corresponding to level 1 and the host drops the voltage to 12[V] on sending level 0 signal, also the clients normally keeps the line voltage to 24[V] use pull-down circuit to drop the voltage to 12[V] on sending level 1 signal. Host senses the voltage level of the power communication lines and the hosts switches power source from 24[V] to 12[V]. Experimental circuit is designed with one hosts and four clients and verified the power line voltage switching operation depending on the data signal levels on the power line.

Study of bidirectional DCDC converter to prevent circulating current between battery packs (배터리 팩 간의 순환전류 방지를 위한 양방향 DCDC 컨버터 연구)

  • Lee, Seunghyun;Joo, Sungjun
    • Journal of IKEEE
    • /
    • v.23 no.2
    • /
    • pp.695-703
    • /
    • 2019
  • In this paper, we propose a method to remove the circulating current which can occur in the parallel connection of the high voltage series connected battery module in the battery pack. The removal way is a method of inserting a module named VVSM (Variable Voltage Variable Module) using bidirectional DCDC converter and supercapacitor in place of one or some of the cascaded battery cells in the battery pack configuration. In this module, it operates like a battery cell that can be controlled at a desired voltage. VVSM is used to match the voltages of the cascaded battery modules very easily. To demonstrate the proposed method, a PSIM simulation for battery model is used. In addition, the module with only the battery cell connected in series and the module with the proposed VVSM are made, and the two modules were connected in parallel to measure the circulating current between the two modules. As a result, it was verified that the proposed method effectively suppressed the circulating current.

Small Broadband Rectangular Disk-Loaded Monopole Antenna with Electromagnetically Coupled Feed (전자기적 결합 급전 소형 광대역 사각 디스크-로디드 모노폴 안테나)

  • 정종호;박익모
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.7
    • /
    • pp.653-660
    • /
    • 2004
  • This paper presents monopole antenna with electromagnetically coupled feed and its equivalent circuit model. The proposed structure is consists of a rectangular disk-loaded monopole and a probe with rectangular spiral strip line feed. The rectangular disk-loaded monopole is represented by parallel RLC resonant circuit and the probe with rectangular spiral strip line feed is represented by series RLC resonant circuit. Therefore broad bandwidth can be achieved through electromagnetic coupling between these structures that generate two resonances within close frequency range. The antenna with electrical dimensions of only 0.075λ$\sub$0/${\times}$0.075λ$\sub$0/${\times}$0.075λ$\sub$0/ has 16.5 % fractional bandwidth for VSWR$\leq$2 at a center frequency of 2.038GHz.

A Study on the New Hybrid Interference Cancellation Scheme for Multirate DS-CDMA (다중전송률 DS-CDMA 시스템을 위한 새로운 하이브리드 간섭제거기)

  • Kim, Nam-Sun
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.9C
    • /
    • pp.1219-1226
    • /
    • 2004
  • The objective of this paper is to proposed a new Hybrid Interference Cancellation(HlC) receiver to cancel MAI in a multirate DS-CDMA system based on multiple processing gain(MPG). We propose a new improved HIC scheme that divides the active users with different data rates split into a number of groups for effectives cancellation Between each group, GW-PIC is performed to cancel other group signals and within them, SIC is carried out to remove multiple access interference in group. We analyze the performance of the proposed receiver in terms of the bit error rate(BER) and examine its performance. As a conclusion, computer simulations show that the proposed schemes outperforms adaptive multistage PIC and conventional SIC receiver over AWGN channel.

A 155 Mb/s BiCMOS Multiplexer-Demultiplexer IC (155 Mb/s BiCMOS 멀티플렉서-디멀티플렉서 소자)

  • Lee, Sang-Hoon;Kim, Seong-Jeen
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.28 no.1A
    • /
    • pp.47-53
    • /
    • 2003
  • This paper describes the design of a 155 Mb/s multiplexer-demultiplexer chip. This device for a 2.5 Gb/s SDH based transmission system is to interleave the parallel data of 51 Mb/s into 155 Mb/s serial data output, and is to deinterleave a serial input bit stream of 155 Mb/s into the parallel output of 51 Mb/s The input and output of the device are TTL compatible at the low-speed end, but 100K ECL compatible at the high-speed end The device has been fabricated with a 0.7${\mu}m$ BiCMOS gate array The fabricated chip shows the typical phase margin of 180 degrees and output data skew less than 470 ps at the high-speed end. And power dissipation is evaluated under 2.0W.

Parallelization of CUSUM Test in a CUDA Environment (CUDA 환경에서 CUSUM 검증의 병렬화)

  • Son, Changhwan;Park, Wooyeol;Kim, HyeongGyun;Han, KyungSook;Pyo, Changwoo
    • KIISE Transactions on Computing Practices
    • /
    • v.21 no.7
    • /
    • pp.476-481
    • /
    • 2015
  • We have parallelized the cumulative sum (CUSUM) test of NIST's statistical random number test suite in a CUDA environment. Storing random walks in an array instead of in scalar variables eliminates data dependence. The change in data structure makes it possible to apply parallel scans, scatters, and reductions at each stage of the test. In addition, serial data exchanges between CPU and GPU are removed by migrating CPU's tasks to GPU. Finally we have optimized global memory accesses. The overall speedup is 23 times over the sequential version. Our results contribute to improving security of random numbers for cryptographic keys as well as reducing the time for evaluation of randomness.

A Design of Two-stage Cascaded Polyphase FIR Filters for the Sample Rate Converter (표본화 속도 변환기용 2단 직렬형 다상 FIR 필터의 설계)

  • Baek Je-In;Kim Jin-Up
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.8C
    • /
    • pp.806-815
    • /
    • 2006
  • It is studied to design a low pass filter of the SRC(sample rate converter), which is used to change the sampling rate of digital signals such as in digital modulation and demodulation systems. The larger the conversion ratio of the sample rate becomes, the more signal processing is needed for the filter, which corresponds to the more complexity in circuit realization. Thus it is important to reduce the amount of signal processing for the case of high conversion ratio. In this paper it is presented a design method of a two-stage cascaded FIR filter, which proved to have reduced amount of signal processing in comparison with a conventional single-stage one. The reduction effect of signal processing turned out to be more noticeable for larger value of conversion ratio, for instance, giving down to 72% in complexity for the conversion ratio of 32. It has been shown that the reduction effect is dependent to specific combination of conversion ratios of the cascaded filters. So an exhaustive search has been performed in order to obtain the optimal combination for various values of the total conversion ratio. In this paper every filter is considered to be implemented in the form of a polyphase FIR filter, and its coefficients are determined by use of the Parks-McCllelan algorithm.

A Method for Maintaining Mobile Transaction Serializability using Lock Operation and Serialization Graph in Mobile Computing Environments (이동 컴퓨팅 환경에서 록 연산과 직렬화 그래프를 이용한 이동 트랜잭션의 직렬성 유지 방법)

  • Kim, Dae-In;Hwang, Bu-Hyeon;Hwang, Bu-Hyeon
    • Journal of KIISE:Software and Applications
    • /
    • v.26 no.9
    • /
    • pp.1073-1084
    • /
    • 1999
  • 이동 컴퓨팅 환경에서 이동 호스트는 제한된 대역폭을 효율적으로 사용하고 이동 트랜잭션의 응답 시간을 향상시키기 위하여 캐쉬를 이용한다. 그리고 이동 호스트에 캐슁된 데이타가 이동 지구국에서 갱신되면 이동 호스트의 캐쉬 일관성을 유지하기 위하여 이동 지구국은 무효화 메시지를 방송한다. 그러나 이동 지구국에서 주기적으로 무효화 메시지를 방송하는 방법은 이동 트랜잭션의 빠른 처리를 위하여 이동 지구국으로부터 데이타를 즉시 캐슁하는 경우에 이동 트랜잭션의 직렬가능한 수행을 보장할 수 없는 경우가 발생한다. 본 연구에서는 캐슁된 데이타를 이용하여 이동 트랜잭션을 수행하는 경우에 록을 이용하여 이동 트랜잭션의 직렬가능한 수행을 보장하는 UCL-MT 방법과 록 관리 방법을 제안한다. 제안하는 UCL-MT 방법은 이동 트랜잭션을 완료하기 이전에 이동 트랜잭션이 접근한 데이타 정보를 이용하여 지구국에서 사이클을 탐지함으로써 이동 트랜잭션의 직렬가능한 수행을 보장한다. 또한 제안하는 록 관리 방법은 이용할 수 있는 대역폭의 크기에 따른 무효화 메시지 내용의 변화에 유연하게 적용될 수 있다. Abstract In mobile computing environments, a mobile host caches the data to use the narrow bandwidth efficiently and improve the response time of a mobile transaction. If the cached data in mobile host is updated at a mobile support station, the mobile support station broadcasts an invalidation message for maintaining the cache consistency of a mobile host. But when a mobile transaction accesses the data which is not in cache, if a mobile host caches the data immediately from a mobile support station for processing a mobile transaction rapidly, the method that a mobile support station broadcasts an invalidation message periodically, happens to the case that can not guarantee the serializable execution of a mobile transaction. In this paper, we propose the UCL-MT method and lock management method, as a mobile transaction is executed using cached data. Since, using the data a mobile transaction accessed, the UCL-MT method detects a cycle in a mobile support station before the completion of the mobile transaction, it guarantees the serializable execution of the mobile transaction. Also, proposing lock management method can be adapted flexibly at the change of invalidation message content, according to the available bandwidth.

Design of XML-based Framework for A Extensible SNMP MIB (XML 기반 SNMP MIB의 실시간 확장 구조의 설계)

  • Park, Yong;Cha, Si-Ho;Cho, Kuk-Hyun
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2000.10c
    • /
    • pp.461-463
    • /
    • 2000
  • 본 논문에서는 SNMP 기반의 네트웍 관리자가 피관리 요소들에서 MIB을 구성하는 변수들을 동적으로 선택하기 쉽게 할 수 있는 방법을 제시한다. 즉, 우리는 XML과 자바 코드를 사용하여 실시간으로 MIB을 확장함으로써 SNMP 에이전트의 실시간 확장을 용이하게 하는 구조를 설계한다. 우리가 설계한 XML 기반 SNMP MIB 확장 구조는 관리 방법을 채택한다. 실시간으로 MIB을 기술하기 위해 XML과 DOM을 사용 자바 기반의 네트워크와 관리방법을 채택한다. 이 방법은 MIB이 직렬화 되어 관리자와 에이전트간의 네트워크 상으로 전달될 수 있도록 해준다. 또한 XML의 사용은 MIB이 쉽게 탐색되고 관리 태스크들을 위한 온라인 문서와 자유롭게 통합될 수 있도록 한다. 더 나아가서 XML은 다른 정보 모델을 사용하는 네트웍 관리 응용들간의 데이터 교환이 쉽도록 할 것이다.

  • PDF

XML Object Modeling for CORBA-Based System using RMI-IIOP (RMI-IIOP를 이용한 CORBA 환경에서의 XML 객체 모델링)

  • 구태완;정연진;엄상용;이광모
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2001.10c
    • /
    • pp.529-531
    • /
    • 2001
  • 최근 WWW(World Wide Web) 환경이 발전함에 따라 기존의 정적인 데이터의 교환이 아닌 동적인 데이터 조작의 필요성이 대두 되었으며 이러한 데이터 형태의 표준으로 XML이 등장하게 되었다. 또한 분산 컴퓨팅 환경에서 클라이언트와 서버간의 데이터 교환 메커니즘이 WWW 환경으로 옮겨 가고 있고 XML과 같은 구조적이고 표준화된 형태의 데이터 교환이 필요하게 되었으나, HTTP를 사용하는 데이터 형태를 CORBA와 같은 분산 환경에 적용 시키기엔 상당한 제한 사항이 존재하므로 본 논문은 Java 객체 직렬화를 이용하여 RMI-IIOP를 통한 데이터 형태에 독립적인 교환 방법을 논의하고, 좀 더 효율적으로 xML 데이터 형태를 조작할 수 있는 시스템의 설계를 목적으로 한다.

  • PDF