• Journal of the Institute of Electronics and Information Engineers
• /
• v.53 no.5
• /
• pp.87-97
• /
• 2016

This work proposes a time-shared 10b DAC based on a two-step resistor string to minimize the effective area of a DAC channel for driving each AMOLED display column. The proposed DAC shows a lower effective DAC area per unit column driver and a faster conversion speed than the conventional DACs by employing a time-shared DEMUX and a ROM-based two-step decoder of 6b and 4b in the first and second resistor string. In the second-stage 4b floating resistor string, a simple current source rather than a unity-gain buffer decreases the loading effect and chip area of a DAC channel and eliminates offset mismatch between channels caused by buffer amplifiers. The proposed 1-to-24 DEMUX enables a single DAC channel to drive 24 columns sequentially with a single-phase clock and a 5b binary counter. A 0.9pF sampling capacitor and a small-sized source follower in the input stage of each column-driving buffer amplifier decrease the effect due to channel charge injection and improve the output settling accuracy of the buffer amplifier while using the top-plate sampling scheme in the proposed DAC. The proposed DAC in a $0.18{\mu}m$ CMOS shows a signal settling time of 62.5ns during code transitions from '$000_{16}$' to '$3FF_{16}$'. The prototype DAC occupies a unit channel area of $0.058mm^2$ and an effective unit channel area of $0.002mm^2$ while consuming 6.08mW with analog and digital power supplies of 3.3V and 1.8V, respectively.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.12
• /
• pp.53-60
• /
• 2005

This work proposes a 10b 100 MS/s $1.4\;mm^2$ CMOS ADC for low-power multimedia applications. The proposed two-step pipeline ADC minimizes chip area and power dissipation at the target resolution and sampling rate. The wide-band SHA employs a gate-bootstrapping circuit to handle both single-ended and differential inputs with 1.2 Vp-p at 10b accuracy while the second-stage flash ADC employs open-loop offset sampling techniques to achieve 6b resolution. A 3-D fully symmetrical layout reduces the capacitor and device mismatch of the first-stage MDAC. The low-noise references are integrated on chip with optional off-chip voltage references. The prototype 10b ADC implemented in a 0.18 um CMOS shows the maximum measured DNL and INL of 0.59 LSB and 0.77 LSB, respectively. The ADC demonstrates the SNDR of 54 dB, the SFDR of 62 dB, and the power dissipation of 56 mW at 100 MS/s.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.12 s.354
• /
• pp.47-54
• /
• 2006

This work proposes a dual-channel 6b 1GS/s ADC for ultra wide-band communication system applications. The proposed ADC based on a 6b interpolated flash architecture employs wide-band open-loop track-and-hold amplifiers, comparators with a wide-range differential difference pre-amplifier, latches with reduced kickback noise, on-chip CMOS references, and digital bubble-code correction circuits to optimize power, chip area, and accuracy at 1GS/s. The ADC implemented in a 0.18um 1P6M CMOS technology shows a signal-to-noise-and-distortion ratio of 30dB and a spurious-free dynamic range of 39dB at 1GS/s. The measured differential and integral non-linearities of the prototype ADC are within 1.0LSB and 1.3LSB, respectively. The dual-channel ADC has an active area of $4.0mm^2$ and consumes 594mW at 1GS/s and 1.8V.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.8
• /
• pp.117-124
• /
• 2009

This paper describes a 3 to 5 GHz frequency synthesizer for MB-OFDM (Multi-Band OFDM) UWB (Ultra- Wideband) application using 0.13 ${\mu}m$ CMOS process. The frequency synthesizer operates in the band group 1 whose center frequencies are 3432 MHz 3960 MHz, and 4488 MHz. To cover the overall frequencies of group 1, an efficient frequency planning minimizing a number of blocks and the power consumption are proposed. And, a high-frequency VCO and LO Mixer architecture are also presented in this paper. A new mixed coarse tuning scheme that utilizes the MIM capacitance, the varactor arrays, and the DAC is proposed to expand the VCO tuning range. The frequency synthesizer can also provide the clock for the ADC in baseband modem. So, the PLL for the ADC in the baseband modem can be removed with this frequency synthesizer. The single PLL and two SSB-mixers consume 60 mW from a 1.2 sV supply. The VCO tuning range is 1.2 GHz. The simulated phase noise of the VCO is -112 dBc/Hz at 1 MHz offset. The die area is 2 ${\times}$ 2mm$^2$.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.10
• /
• pp.14-22
• /
• 2010

The source/channel/drain regions are formed by ion implantation with different dopant types of $n^+/p^{(+)}/n^+$ in the fabrication of the conventional n-type metal-oxide-semiconductor field effect transistor(NMOSFET). In implementing the ultra-small devices with channel length of sub-30 nm, in order to achieve the designed effective channel length accurately, low thermal budget should be considered in the fabrication processes for minimizing the lateral diffusion of dopants although the implanted ions should be activated as completely as possible for higher on-current level. Junctionless (JL) MOSFETs fully capable of the the conventional NMOSFET operations without p-type channel for enlarging the process margin are under researches. In this paper, the optimum design of the JL MOSFET based on silicon nanowire (SNW) structure is carried out by 3-D device simulation and the basic radio frequency (RF) characteristics such as conductance, maximum oscillation frequency($f_{max}$), current gain cut-off frequency($f_T$) for the optimized device. The channel length was 30 run and the design variables were the channel doping concentration and SNW radius. For the optimally designed JL SNW NMOSFET, $f_T$ and $f_{max}$ high as 367.5 GHz and 602.5 GHz could be obtained, respectively, at the operating bias condition $V_{GS}$ = $V_{DS}$ = 1.0 V).

• Journal of the Korea institute for structural maintenance and inspection
• /
• v.19 no.2
• /
• pp.33-39
• /
• 2015

Recently, the event of slope failure has been occurring frequently due to rapid climate changes and broad development of infrastructures, and the research for establishment of monitoring and prevention system has been an attentive issue. The major influence factors of slope failure mechanism can be considered moisture and temperature in soil, and the slope failure can be monitored and predicted through the trend of moisture-temperature change. Therefore, the combined sensing technology for the continuous measurement of moisture-temperature with different soil depths is needed for the slope monitoring system. The various independent sensors for each item (i.e. temperature and moisture respectively) have been developed, however, the research for development of combined sensing system has been hardly carried out. In this study, the high-fidelity sensor combing temperature-moisture measurement by using the minimized current consuming temperature circuit and the microwave emission moisture sensor is developed and applied on the slope failure monitoring system. The feasibility of developed monitoring system is verified by various experimental approaches such as standard performance test, mockup test and long-term field test. As a result, the developed temperature-moisture combined measurement system is verified to be measuring and monitoring the temperature and moisture in soil accurately.

• Journal of the Korean Society for Railway
• /
• v.19 no.6
• /
• pp.727-735
• /
• 2016

Smart transformers are effective at reducing the weight and increasing the efficiency of traction systems for railroad applications. A smart transformer generally consists of rectifier modules and the Dual-Active-Bridge (DAB) converter modules. The efficiency of the smart transformer depends on not only the electrical characteristics, but also on the control method of the converter modules. Especially, a DAB converter has a high order degree of freedom of voltage modulation to control the power transferred through the high frequency transformer, and a voltage modulation method, are very critical for the efficiency of the DAB converter. This paper proposes a new voltage modulation method for the DAB converter to increase the efficiency in the low/medium power transfer condition. The proposed modulation method controls the reactive power in the high frequency transformer, making it zero. And, the switching loss is dramatically reduced by using the received converter module as a diode rectifier. The feasibility of the proposed modulation method is verified by computer simulation of the 900Vdc DAB converter power control.

• Proceedings of the KIEE Conference
• /
• 1992.07b
• /
• pp.1211-1214
• /
• 1992

AC servo motor drives, Fara DS series, proposed in this paper can be effectively used in robots, CNC machine tools, and FA system with AC servo motors as actuators. The inverter of the AC servo drive consists of IGBT (Insulated Gate Bipolar Transistor) which have high switching frequency. Noises and vibrations generated in variable speed control of AC servo motors can be greatly reduced due to their high switching frequencies. In the developed servo drive, maximum torque is always generated in the whole speed range by compensating phase shift, which results from the nonlinearies of the AC servo motor during abrupt acceleration and deceleration. Abundant protection functions are provided to prevent abnormal state of the servo motor, and furthermore diverse user options are considered provided for the effective application. The proposed AC servo motor drive is designed to minimize velocity variation with respect to external load, supply voltage, environmental temperature, and humidity, so can be widely used in the fields of factory automation including robots and CNC msachine tools.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.12 no.6
• /
• pp.2879-2887
• /
• 2011

This research is aimed for the better understanding of corrosion behavior of carbon steel in ETA or $NH_3$ solution at high temperature. To minimize the corrosion it is important to select proper pH control agent(s), which also let it maintain basic or reductive environment inside the steel pipe. This work will provide the practical guideline which can be applied to the nuclear power plant for developing the life extension method of carbon steel. Experiments were carried out by measuring the corrosion rate using the potentiodynamic polarization curve of carbon steel in ETA and NH3 at different temperatures. The corrosion rate was estimated by using the Tafel curve measured under various test conditions: i) $NH_3$ is less than ETA as a pH agent. ii) the corrosion was reduced at high pH, and iii) the corrosion was maximum in the temperature range of $150\sim200^{\circ}C$.

• Geophysics and Geophysical Exploration
• /
• v.10 no.1
• /
• pp.50-59
• /
• 2007

The advent of towed geo-electrical array surveying on water and land has resulted in datasets of magnitude approaching that of airborne electromagnetic surveying and most suited to 1D inversion. Robustness and complete automation is essential if processing and reliable interpretation of such data is to be viable. Sharp boundaries such as river beds and the top of saline aquifers must be resolved so use of smoothness constraints must be minimised. Suitable inversion algorithms must intelligently handle low signal-to-noise ratio data if conductive basement, that attenuates signal, is not to be misrepresented. A noise-level aware inversion algorithm that operates with one elastic thickness layer per electrode configuration has been coded. The noise-level aware inversion identifies if conductive basement has attenuated signal levels so that they are below noise level, and models conductive basement where appropriate. Layers in the initial models are distributed to span the effective depths of each of the geo-electric array quadrupoles. The algorithm works optimally on data collected using geo-electric arrays with an approximately exponential distribution of quadrupole effective depths. Inversion of data from arrays with linear electrodes, used to reduce contact resistance, and capacitive-line antennae is plausible. This paper demonstrates the effectiveness of the algorithm using theoretical examples and an example from a salt interception scheme on the Murray River, Australia.