• Title/Summary/Keyword: 이산시간시스템

Search Result 410, Processing Time 0.026 seconds

Estimation of Channel Capacity for Data Traffic Transmission (데이터 트래픽 특성을 고려한 적정 채널 용량 산정)

  • Park, Hyun Min
    • The Journal of the Korea Contents Association
    • /
    • v.17 no.3
    • /
    • pp.589-595
    • /
    • 2017
  • We present an estimation model for optimal channel capacity required to data traffic transmission. The optimal channel capacity should be calculated in order to satisfy the permitted transmission delay of each wireless data services. Considering the discrete-time operation of digital communication systems and batch arrival of packet-switched traffic for various wireless services, $Geo^x$/G/1 non-preemptive priority queueing model is analyzed. Based on the heuristic interpretation of the mean waiting time, the mean waiting times of various data packets which have the service priority. Using the mean waiting times of service classes, we propose the procedure of determining the optimal channel capacity to satisfy the quality of service requirement of the mean delay of wireless services. We look forward to applying our results to improvement in wireless data services and economic operation of the network facilities.

Simulation of Efficient Flow Control for FAB of Semiconductor Manufacturing (반도체 FAB 공정에서의 효율적 흐름제어를 위한 시뮬레이션)

  • 한영신;전동훈
    • Journal of Korea Multimedia Society
    • /
    • v.3 no.4
    • /
    • pp.407-415
    • /
    • 2000
  • The ultimate goal of flow control in the semiconductor fabrication process, one of the most equipment-intensive and complex manufacturing process, is to reduce lead time and work in process. In this paper, we propose stand alone layout in the form of job shop using group technology to improve the Productivity and eliminate the inefficiency in FMS (flexible manufacture system). The performance of stand alone layout and in-line layout are analyzed and compared while varying number of device variable chanties. The analysis of in-line layout is obtained by examining its adoption in the memory products of semiconductor factory. The comparison is performed through simulation using ProSys; a window 95 based discrete system simulation software, as a tool for comparing performance of two proposed layouts. The comparison demonstrates that when the number of device variable change is small, in-line layout is more efficient in terms of production Quantity. However, as the number of device variable change is more than 14 times, stand alone layout prevails over in-line layout.

  • PDF

A Study of PLC Simulation for Automobile Panel AS/RS (자동차 패널 자동창고 시스템의 PLC 시뮬레이션 적용 연구)

  • Ko, Min-Suk;Koo, Lock-Jo;Kwak, Jong-Geun;Hong, Sang-Hyun;Wang, Gi-Nam;Park, Sang-Chul
    • Journal of the Korea Society for Simulation
    • /
    • v.18 no.3
    • /
    • pp.1-11
    • /
    • 2009
  • This paper illustrates a case study of PLC logic simulation in a car manufacturing system. It was developed to simulate and verify PLC control program for automobile panel AS/RS. Because car models become varied, the complexity of supply problem is increasing in the car manufacturing system. To cope with this problem, companies use the AS (automated storage) and RS (retrieval system) but it has logical complexity. Industrial automated process uses PLC code to control the AS/RS, however control information and control codes (PLC code) are difficult to understand. This paper suggests a PLC simulation environment, using 3D models and PLC code with realistic data. Data used in this simulation is based on realistic 3D model and I/O model, using actual size and PLC signals, respectively. The environment is similar to a real factory; users can verify and test the PLC code using this simulation before the implementation of AS/RS. Proposed simulation environment can be used for test run of AS/RS to reduce implementation time and cost.

Meta-model-based Design Method for Frequency-domain Performance Reliability Improvement (주파수 영역에서의 성능 신뢰도 향상을 위한 메타 모델을 이용한 설계 방법)

  • Son, Young Kap
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.39 no.1
    • /
    • pp.19-26
    • /
    • 2015
  • This paper proposes a design method for improving the frequency-domain performance reliability of dynamic systems with uncertain and degrading components. Discrete frequencies are used in this method as surrogates for the frequency band of interest, and the conformance of the frequency responses to the specification at these frequencies is utilized to model the frequency-domain performance reliability. A meta-model for the frequency responses, an extreme-value event, and the set-theory are integrated to improve the computational efficiency of the reliability estimation. In addition, a sample-based approach is presented to evaluate and optimize the estimated performance reliability. A case study of a vibration absorber system showed that the proposed design method has engineering applications.

Robust Discrete-Time Sliding Mode Control of Vehicle Steering System with Uncertainty (불확실성을 포함한 차량 조향장치의 강인 이산시간 슬라이딩 모드 제어)

  • Kim, Han-Me;Kim, Doo-Hyung;Park, Kyoung-Taik
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.18 no.4
    • /
    • pp.295-301
    • /
    • 2012
  • This paper deals with the design of robust DSMC (Discrete-Time Sliding Mode Control) scheme in order to overcome system uncertainty in steering system with mechanically joined structure. The proposed control scheme is one of robust control schemes based on system dynamics. Therefore, system dynamics required is not obtained from physical law but SCM (Signal Compression Method) through experiment in order to avoid complicate mathematical development and save time. However, SCM has a shortcoming that is the limitation of with $2^{nd}$ order linear model which does not include the dynamic of high-frequency band. Thus, considering system uncertainty, DSMC is designed. In addition, to reduce the chattering problem of DSMC, DSMC is derived from the reaching law and the Lyapunov stability condition. It is found that the proposed control scheme has robustness in spite of the perturbation of system uncertainty through computer simulation.

Transformerless DGS Control using a Z-source Boost Inverter (Z-원 승압인버터를 이용한 변압기 없는 DGS제어)

  • Park Young-San
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.9
    • /
    • pp.1617-1624
    • /
    • 2006
  • This paper presents system modeling, modified space vector PWM implementation and design of a closed loop controller of the Z-source inverter which consists of L and C components and shoot-through zero vectors for DGS. Zero vector periods of SVPWM utilized to boost DC-link voltage instead of conventional DC/DC converter and transformer. Only two shoot-through vut(nn are used for DC link voltage control during one switching period without loss of non-zero vectors. Discrete time sliding mode controller, robust servomechanism controller are designed to realize fast and no-overshoot current response and a steady state voltage error. Simulation results are shows the effectiveness of the proposed algorithm.

An Optimal Fixed-lag FIR Smoother for Discrete Time-varying State Space Models (이산 시변 상태공간 모델을 위한 최적 고정 시간 지연 FIR 평활기)

  • Kwon, Bo-Kyu;Han, Soohee
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.20 no.1
    • /
    • pp.1-5
    • /
    • 2014
  • In this paper, we propose an optimal fixed-lag FIR (Finite-Impulse-Response) smoother for a class of discrete time-varying state-space signal models. The proposed fixed-lag FIR smoother is linear with respect to inputs and outputs on the recent finite horizon and estimates the delayed state so that the variance of the estimation error is minimized with the unbiased constraint. Since the proposed smoother is derived with system inputs, it can be adapted to feedback control system. Additionally, the proposed smoother can give more general solution than the optimal FIR filter, because it reduced to the optimal FIR filter by setting the fixed-lag size as zero. A numerical example is presented to illustrate the performance of the proposed smoother by comparing with an optimal FIR filter and a conventional fixed-lag Kalman smoother.

A study on modelling and simulation of computer communication protocols (컴퓨터 통신 프로토콜의 모델링과 시뮬레이션에 관한 연구)

  • 손진곤;백두권
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1990.04a
    • /
    • pp.22-31
    • /
    • 1990
  • In this paper, we have studied modelling and simulation of computer communication protocols theoretically. After describing a definition and functions of communication protocols, we have classified models for protocol design. And, in those protocol models, by endowing Timed Petri Net (TPN) models with a time function .tau., we have proposed a structural definition of TPN models. Furthermore, in order to complement Petri Net Based models with some problems, we have introduced the Discrete EVent system Specification (DEVS) concept in system simulation field. As an important result of our study, we have presented a theorem, which says that a TPN model becomes a DEVS model, and proved it. According to the theorem, we can perform efficient simulation by using the DEVS model transformed from a TPN model when we intend the TPN model to be simulated, otherwise we design another simulation model for it.

  • PDF

Experimental Study on an Electrical Circuit Model for neuron synapse based Memristor (뉴런 시냅스를 위한 멤리스터의 전기회로 모델의 실험적 연구)

  • Mo, Young-Sea;Song, Han-Jung
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.26 no.5
    • /
    • pp.368-374
    • /
    • 2016
  • This paper presents an experimental study on an electrical circuit model of the TiO2-based nano-wired memristor device for neuromophic applications. The electrical circuit equivalent model of the proposed memristor device consists of several electronics components and some passive devices including operational amplifiers, multipliers, resistors and capacitors. In order to verify the proposed design, both of simulation (using PSPICE) as well as hardware implementation were performed for the analysis of the memristor circuit with time waveforms, frequency spectra, I-V curves and power curves. The gained results from the measured data showed a good agreement with the simulation result that confirm the proposed idea.

Chaotic Synchronization of Using HVPM Model (HVPM 모델을 이용한 카오스 동기화)

  • 여지환;이익수
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.6 no.4
    • /
    • pp.75-80
    • /
    • 2001
  • In this paper, we propose a new chaotic synchronization algorithm of using HVPM(Hyperchaotic Volume Preserving Maps) model. The proposed chaotic equation, that is, HVPM model which consists of three dimensional discrete-time simultaneous difference equations and shows uniquely random chaotic attractor using nonlinear maps and modulus function. Pecora and Carrol have recently shown that it is possible to synchronize a chaotic system by sending a signal from the drive chaotic system to the response subsystem. We proposed coupled synchronization algorithm in order to accomplish discrete time hyperchaotic HVPM signals. In the numerical results, two hyperchaotic signals are coupled and driven for accomplishing to the chaotic synchronization systems. And it is demonstrated that HVPM signals have shown the chaotic behavior and chaotic coupled synchronization.

  • PDF