• Journal of the Korean Society for Precision Engineering
• /
• v.18 no.2
• /
• pp.102-110
• /
• 2001

In this paper, methods to analyze wire sweep and paddle shift during the semiconductor ship-encapsulation process have been studied. The analysis of wire sweep includes flow-field analysis in a complicated geometry, drag-force calculation for given flow of fluid, and wire-deformation calculation for given loads. The paddle-shift analysis is used to analyze the deformation of the paddle due to the pressure difference in two cavities. the analysis is done using either analytical solutions or numerical simulation. The analytical solution is used for rough but fast calculation of wire sweep. The numerical solution is used for more accurate calculation of wire-sweep. The numerical results of wire sweep show good agreements with the experimental ones.

• Journal of the Korean Society for Precision Engineering
• /
• v.13 no.12
• /
• pp.13-21
• /
• 1996

In this paper, methods to reduce wire sweep during the chip-encapsulation process have been studide. Two methods have been tried for this purpose, namely runner balancing and ram velocity control. Runner balancing has been achieved automatically by using a computer program. Ram-velocity control has been achieved using empirical rules and results from a flow simulation of the encapsulation process. A mold which has 12 cavities for chip has been used as a case study. The simulation results show that the wire sweep obtained from the optimal process condition is about 1/5 of that from initial, unoptimized condition.

• Journal of the Korean Society for Precision Engineering
• /
• v.15 no.2
• /
• pp.99-106
• /
• 1998

In this paper, we have constructed an expert system for semiconductor chip encapsulation which combines a knowledge-based system with CAE software. The knowledge-base module includes heuristic and pre analysis knowledge for evaluation and redesign. Evaluation of the initial design and generation of redesign recommendations can be developed from the rules as applied to a given chip package. The CAE programs can be used for simulating the filling and packing stage of encapsulation process. The expert system is a new tool which enables package design or process conditions with high yields and high productivity.