• Title/Summary/Keyword: 디지털 복조 회로

Search Result 29, Processing Time 0.022 seconds

Study on signal processing techniques for low power and low complexity IR-UWB communication system using high speed digital sampler (고속 디지털 샘플러 기술을 이용한 저전력, 저복잡도의 초광대역 임펄스 무선 통신시스템 신호처리부 연구)

  • Lee, Soon-Woo;Park, Young-Jin;Kim, Kwan-Ho
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.12 s.354
    • /
    • pp.9-15
    • /
    • 2006
  • In this paper, signal processing techniques for noncoherent impulse-radio-based UWB (IR-UWB) communication system are proposed to provide system implementation of low power consumption and low complexity. The proposed system adopts a simple modulation technique of OOK (on-oft-keying) and noncoherent signal detection based on signal amplitude. In particular, a technique of a novel high speed digital sampler using a stable, lower reference clock is developed to detect nano-second pulses and recover digital signals from the pulses. Also, a 32 bits Turyn code for data frame synchronization and a convolution code as FEC are applied, respectively. To verify the proposed signal processing techniques for low power, low complexity noncoherent IR-UWB system, the proposed signal processing technique is implemented in FPGA and then a short-range communication system for wireless transmission of high quality MP3 data is designed and tested.

Design and Performance of a Direct RF Sampling Receiver for Simultaneous Reception of Multiband GNSS Signals (다중대역 GNSS 신호 동시 수신을 위한 직접 RF 표본화 수신기 설계 및 성능)

  • Choi, Jong-Won;Seo, Bo-Seok
    • Journal of Broadcast Engineering
    • /
    • v.21 no.5
    • /
    • pp.803-815
    • /
    • 2016
  • In this paper, we design a direct radio frequency (RF) sampling receiver for multiband GNSS signals and demonstrate its performance. The direct RF sampling is a technique that does not use an analog mixer, but samples the passband signal directly, and all receiver processes are done in digital domain, whereas the conventional intermediate frequency (IF) receiver samples the IF band signals. In contrast to the IF sampling receiver, the RF sampling receiver is less complex in hardware, reconfigurable, and simultaneously converts multiband signals to digital signals with an analog-to-digital (AD) converter. The reconfigurability and simultaneous reception are very important in military applications where rapid change to other system is needed when a system is jammed by an enemy. For simultaneous reception of multiband signals, the sampling frequency should be selected with caution by considering the carrier frequencies, bandwidths, desired intermediate frequencies, and guard bands. In this paper, we select a sampling frequency and design a direct RF sampling receiver to receive multiband global navigation satellite system (GNSS) signals such as GPS L1, GLONASS G1 and G2 signals. The receiver is implemented with a commercial AD converter and software. The receiver performance is demonstrated by receiving the real signals.

A UHF-band Passive Temperature Sensor Tag Chip Fabricated in $0.18-{\mu}m$ CMOS Process ($0.18-{\mu}m$ CMOS 공정으로 제작된 UHF 대역 수동형 온도 센서 태그 칩)

  • Pham, Duy-Dong;Hwang, Sang-Kyun;Chung, Jin-Yong;Lee, Jong-Wook
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.10
    • /
    • pp.45-52
    • /
    • 2008
  • We investigated the design of an RF-powered, wireless temperature sensor tag chip using $0.18-{\mu}m$ CMOS technology. The transponder generates its own power supply from small incident RF signal using Schottky diodes in voltage multiplier. Ambient temperature is measured using a new low-power temperature-to-voltage converter, and an 8-bit single-slope ADC converts the measured voltage to digital data. ASK demodulator and digital control are combined to identify unique transponder (ID) sent by base station for multi-transponder applications. The measurement of the temperature sensor tag chip showed a resolution of $0.64^{\circ}C/LSB$ in the range from $20^{\circ}C$ to $100^{\circ}C$, which is suitable for environmental temperature monitoring. The chip size is $1.1{\times}0.34mm^2$, and operates at clock frequency of 100 kHz while consuming $64{\mu}W$ power. The temperature sensor required a -11 dBm RF input power, supported a conversion rate of 12.5 k-samples/sec, and a maximum error of $0.5^{\circ}C$.

Design of an Efficient Initial Frequency Estimator based on Data-Aided algorithm for DVB-S2 system (데이터 도움 방식의 효율적인 디지털 위성 방송 초기 주파수 추정회로 설계)

  • Park, Jang-Woong;SunWoo, Myung-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.3A
    • /
    • pp.265-271
    • /
    • 2009
  • This paper proposes an efficient initial frequency estimator for Digital Video Broadcasting-Second Generation (DVB-S2). The initial frequency offset of the DVB-S2 is around ${\pm}5MHz$, which corresponds to 20% of the symbol rate at 25Msps. To estimate a large initial frequency offset, the algorithm which call provide a large estimation range is required. Through the analysis of the data-aided (DA) algorithms, we find that the Mengali and Moreli (M&M) algorithm can estimate a large initial frequency offset at low SNR. Since the existing frequency estimator based on M&M algorithm has a high hardware complexity, we propose the methods to reduce the hardware complexity of the initial frequency estimator. This can be achieved by reducing the number of autocorrelators and arctangents. The proposed architecture can reduce the hardware complexity about 64.5% compared to the existing frequency estimator and has been thoroughly verified on the Xilinx Virtex II FPGA board.

A Research on Low-power FFT(Fast Fourier Transform) Design for Multiband OFDM UWB(Ultra Wide Band) Communication System (Multiband OFDM UWB(Ultra Wide Band) 통신시스템을 위한 저전력 FFT(Fast Fourier-Transform) 설계에 관한 연구)

  • Ha, Jong-Ik;Kim, In-Soo;Min, Hyoung-Bok
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.2119.1_2120.1
    • /
    • 2009
  • UWB(Ultra Wide Band)는 차세대 무선통신 기술로 무선 디지털펄스라고도 한다. GHz대의 주파수를 사용하면서도 초당 수천~수백만 회의 저출력 펄스로 이루어진 것이 큰 특징이다[1]. 기존 무선통신 기술의 양대 축인 IEEE 802.11과 블루투스 등에 비해 속도와 전력소모 등에서 월등히 앞서고 있으며, SoC(System on a Chip)의 저전력 구현에 대한 연구가 활발히 진행되고 있다. OFDM은 크게 FFT(Fast Fourier Transform) 블록, Interpolation /decimation 필터 블록, 비터비 블록, 변복조 블록, 등화기 블록 등으로 구성된다. 고속 시스템에서는 대역효율성이 우수한 OFDM(Orthogonal Frequency Division Multiplexing) 방식을 사용하고 있으며, OFDM 전송방식은 직렬로 입력되는 데이터 열을 병렬 데이터 열로 변환한 후에 부반송파에 실어 전송하는 방식이다. 이와 같은 병렬화와 부반송파를 곱하는 동작은 IFFT와 FFT로 구현이 가능한데, FFT 블록의 구현 비용과 전력소모를 줄이는 것이 핵심사항이라고 할 수 있다. 기존논문에서는 OFDM용 FFT 구조로 단일버터플라이연산자 구조, 파이프라인 구조, 병렬구조 등의 여러 구조가 제안되었다[2]. 본 논문에서는 Radix-8 FFT 알고리즘 기반의 New partial Arithmetic 저전력 FFT 구조를 제안하였다. 제안한 New partial Arithmetic 저전력 FFT구조는 곱셈기 대신 병렬 가산기를 이용 하여 지금까지 사용되는 FFT 구조보다 전력소모를 줄일 수 있음을 보였다.

  • PDF

A Clock Generation Scheme for TDM-CDM Converter in Gap Filler for the Satellite DMB Systems (위성 DMB용 중계기(Gap Filler)의 TDM-CDM변환부 클럭 생성 방안 연구)

  • Kim, Chong-Hoon
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.1
    • /
    • pp.93-97
    • /
    • 2007
  • In this paper a new clock generation scheme for TDM-CDM converter in the Gap Filler for satellite DMB systems has been proposed. The scheme uses the frame sync signal from the Ku band TDM receiver to lock the VCXO which provides the system clock for the TDM-CDM converter. The locking algorithm can be easily implemented in the FPGA, so that no separate circuitry is needed as in conventional PLL. With a stable OCXO, The scheme can be used to generate the reference clock to the local oscillator for RF parts.

Suppression Circuit Design of interference Using Orthogonal Signal (직교신호를 이용한 간섭 억제회로 설계)

  • Yoon, Jeoung-Sig;Chong, Jong-Wha
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.10A
    • /
    • pp.969-979
    • /
    • 2002
  • This paper proposes an novel method of minimizing Interference which causes data decision error in digital wireless communications. In this method, in order to suppress ISI which is caused by the phase difference between the transmitted and received signal phases, the transmitted and received signals are always kept orthogonal by compensating the transmitted signal for detecting the phase noise and the delay of the received signal was implemented by MOS circuits. To delay the phase of the signal, additive white Gaussian noise (AWGN) environment was used. The phase and delay of the signal transmitted through AWGN channel were compensated in the modulator of the transmitter and the compensated signal was demodulated using quasi-direct conversion receiver and QPSK demodulator. ISI suppression was achieved by keeping the orthogonality between the compensated transmitted signal and the receive signal. The error probability of data decision was compared. By simulation the proposed system was proved to be effective in minimizing the ISI.

Camera and Receiver Development for 3D HDTV Broadcasting (3차원 고화질TV 방송용 카메라 및 수신기 개발)

  • 이광순;허남호;안충현
    • Journal of Broadcast Engineering
    • /
    • v.7 no.3
    • /
    • pp.211-218
    • /
    • 2002
  • This paper introduces the HD 3DTV camera and 3DTV receiver that are compatible with the ATSC HDTV broadcasting system. The developed 3DTV camera is based on stereoscopic techniques, and it has control function to control both left and right zoom lens simultaneously and to control the vergence. Moreover, in order to control the vergence manually and to eliminate the synchronization problem of the both images, the 3DTV camera has the 3DTV video multiplexing function to combine the left and right images into the single image. The developed 3DTV signal, and it has the various analog/digital interfaces. The performance of the developed system is confirmed by shooting the selected soccer game in 2002 FIFA KOREA/JAPANTM World Cup and by broadcasting the match. The HD 3DTV camera and receiver will be applied to the 3DTV industries such as 3D movie, 3D game, 3D image processing, 3DTV broadcasting system, and so on.

Distributed Translator Part 1: Distributed Translator Technology (분산 중계기 Part 1: 분산 중계 기술)

  • Kim, Heung-Mook;Park, Sung-Ik;Eum, Ho-Min;Seo, Jae-Hyun;Lee, Yong-Tae;Lim, Hyoung-Soo;Lee, Soo-In;Lee, Hyuck-Jae
    • Journal of Broadcast Engineering
    • /
    • v.15 no.1
    • /
    • pp.14-28
    • /
    • 2010
  • This paper considers technological requirements to broadcast digital television signals using distributed frequency network (DFN) in the advanced television systems committee (ATSC) transmission system and proposes distributed translator (DTxR) to meet such requirements. In the DFN, DTxR uses different frequency from main transmitter, but same among DTxRs. In addition, this paper introduces digital signal processing (DSP) techniques, which consist of demodulation, equalization, transmitter identification (TxID) generation and insertion, and modulation, to implement DTxR.