• Title/Summary/Keyword: 디지털영상기

Search Result 2, Processing Time 0.015 seconds

Stress Analysis of a Curved Beam Plate by using Photoelastic Fringe Phase Shifing Technique (광탄성 프린지 위상 이동법을 이용한 곡선보평판의 응력 해석)

  • Baek, Tae-Hyeon;Kim, Myeong-Su;Kim, Su-Il
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.24 no.9 s.180
    • /
    • pp.2313-2318
    • /
    • 2000
  • The method of photoelasticity allows one to obtain principal stress differences and principal stress directions in a photoelastic model. In the classical approach, the photoelastic parameters are measured manually point by point. This is time consuming and requires skill in the identification and measurement of photoelastic data. Fringe phase shifting method has been recently developed and widely used to measure and analyze fringe data in photo-mechanics. This paper presents the test results of photoelastic fringe phase shifting method for the stress analysis of a curved beam plate. The technique used here requires four phase stepped photoelastic images obtained from a circular polariscope by rotating the analyzer at 0˚, 45˚, 90˚ and 135˚. Experimental results are compared with those of ANSYS and calculated by the simple beam theory. Good agreement among the results can be observed.

Design of CFL Linearisation Chip for the Mobile Radio Using Ultra-Narrowband Digital Modulation (디지털 초협대역 단말기용 CFL 선형화 칩 설계)

  • Chong Young-Jun;Kang Min-Soo;Yoo Sung-Jin;Chung Tae-Jin;Oh Seung-Hyeub
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.7 s.98
    • /
    • pp.671-680
    • /
    • 2005
  • The CFL linearisation chip which is one of key devices in ultra-narrowband mobile radio transmitter using CQPSK digital modulation method is designed and implemented with $0.35{\mu}m$ CMOS technology. The reduced size and low cost of transmitter are available by the use of direct-conversion and CFL ASIC chip, which improve the power effi챠ency and linearity of transmitting path. In addition, low power operation is possible through CMOS technology The performance test results of transmitter show -25 dBc improvement of IMD level at the 3 kHz frequency offset and then satisfy FCC 47 CFR 90.210 E emission mask in the operation of CFL ASIC chip. At that time, the transmitting power is about PEP(Peak-to-Envelope Power) 5 W. The main parameters to improve the transmitting characteristic and to compensate the distortion in feed back loop such as DC-offset, loop gain and phase value are interfaced with notebook PC to be controlled with S/W.