• 제목/요약/키워드: 대역단

Search Result 889, Processing Time 0.028 seconds

Doherty Amplifier Using Load Modulation and Phase Compensation DGS Micro-Strip Line (부하 변조 및 위상 보상 DGS 마이크로스트립 선로를 이용한 도허티 증폭기)

  • Choi Heung-Jae;Lim Jong-Sik;Jeong Yong-Chae
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.16 no.8 s.99
    • /
    • pp.815-824
    • /
    • 2005
  • In this paper, we proposed a new DGS(Defected Ground Structure) Doherty amplifier for IMT-2000 band. Originally, active load-pull analysis of a Doherty amplifier assumes ideal harmonic termination condition. However, there have been no papers considering this ideal harmonic termination condition. We obtained excellent improvements of efficiency, gain, maximum output power as well as superior size reduction of a Doherly amplifier by satisfying the overlooked assumption of ideal harmonic termination through the adaptation of DGS at the output transmission line of carrier and peaking amplifier that is essential for Doherty operation. The amount of both the 2nd and the 3rd harmonic rejection of the proposed DGS Doherty amplifier over the conventional one are 44.92 dB and over 23.77 dB, respectively. The acquired improvement in Pl dB, gain, drain efficiency, and ACPR to WCDMA 1FA signal were 0.42 dB, 0.33 dB, $6.4\%$ and 5.4 dBc, respectively. Moreover, electrical length of $90{\circ}$ is reduced at each of the DGS carrier amplifier path and DGS peaking amplifier path, therefore the whole amplifier circuit size is considerably reduced.

Design of the PAM with High Linearity and Efficiency for Wibro (고선형성, 고효율의 Wibro용 PAM 설계)

  • Oh Inn-Yeal;Kim Tae-Soo;Rhe Kun-Moo
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.17 no.6 s.109
    • /
    • pp.519-528
    • /
    • 2006
  • This thesis is regarding of fabricating wibro PAM. First of all, we need to set specification based on link budget for wibro communication circumstance in order to develop PAM, then we decided specification concerning of wibro PAM by considering TTAS_Ko_06_0082R1 which is standarded in Korea, and IEEE Std. 802. 16d/e which is international standard. We selected the Doherty structure to increase efficiency, and pre-distorter structure to increase linearity. The fabricated PAM has not only a result of $26.5dB{\pm}1.0dB$ gain characteristics and maximum of -14 dB return loss characteristics in full frequency bands and full output ranges, but also a result of 37 dBc at 4 tone IMD characteristics which is improved result of 843 and a result of 31 dBc spurious characteristics which is improved result of 5 dB at 4.77 MHz offset point in status of having 27 % efficiency in the 26 dBm high power amplifier output signal. We confirmed the suggested structure is better than others by comparing with normal structure, balanced structure and Doherty structure without predistorter.

Design of the Broadband TEM Horn Antenna Using a Genetic Algorithm (유전자 알고리즘을 이용한 광대역 TEM 혼 안테나 설계)

  • Na, Young-Sun;Choo, Ho-Sung;Lee, Joo-Gwang;Kang, Jin-Seob
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.4 s.119
    • /
    • pp.430-439
    • /
    • 2007
  • In this paper, we propose a broadband TEM horn antenna optimized using a genetic algorithm. The characteristics required for the TEM horn are the broad matching bandwidth from 2 GHz to 10 GHz and high gain in broadside with a small gain deviation within that bandwidth. In addition, a broadband balun is designed to improve the portability and to reduce the total size of the antenna. The measured return loss of the proposed TEM horn with the broadband balun is less than -10 dB(VSWR<2) from 2 GHz to 10 GHz. Compared to a conventional triangular type TEM horn, the proposed antenna shows about 80 % reduced volume and gives the broadside gain about 12 dBi with a gain deviation less than 6 dB from 2 GHz to 10 GHz. The time domain measurement shows less than 0.4 ns group delay and the pulse measurement using the transmitting signal with the rising time of 58.5 ps shows the received pulse with the rising time of 66.5 ps, which is less than 10 % rising time variation.

Analysis and Design of High Efficiency Feedforward Amplifier Using Distributed Element Negative Group Delay Circuit (분산 소자 형태의 마이너스 군지연 회로를 이용한 고효율 피드포워드 증폭기의 분석 및 설계)

  • Choi, Heung-Jae;Kim, Young-Gyu;Shim, Sung-Un;Jeong, Yong-Chae;Kim, Chul-Dong
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.6
    • /
    • pp.681-689
    • /
    • 2010
  • We will demonstrate a novel topology for the feedforward amplifier. This amplifier does not use a delay element thus providing an efficiency enhancement and a size reduction by employing a distributed element negative group delay circuit. The insertion loss of the delay element in the conventional feedforward amplifier seriously degrades the efficiency. Usually, a high power co-axial cable or a delay line filter is utilized for a low loss, but the insertion loss, cost and size of the delay element still acts as a bottleneck. The proposed negative group delay circuit removes the necessity of the delay element required for a broadband signal suppression loop. With the fabricated 2-stage distributed element negative group delay circuit with -9 ns of total group delay, a 0.2 dB of insertion loss, and a 30 MHz of bandwidth for a wideband code division multiple access downlink band, the feedforward amplifier with the proposed topology experimentally achieved a 19.4 % power added efficiency and a -53.2 dBc adjacent channel leakage ratio with a 44 dBm average output power.

Wave Propagation Characteristics for Mobile Communications beyond 3G in Microcellular Environments (마이크로셀룰라 환경에서의 차세대 이등 통신을 위한 전파 전파 특성)

  • Jo Han-Shin;Yook Jong-Gwan
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.17 no.5 s.108
    • /
    • pp.430-439
    • /
    • 2006
  • This paper presents the a measured path-loss characteristics for mobile communications beyond 3G in microcellular residential area and street microcell at 3.4, 5.3, and 6.4 GHz band signals. The residential area is divided into two sections, one of which is composed of fifteen-story appartment buildings. The other section comprises four-story houses. The street microcell is classified line-of-sight(LOS) and nonline-of-sight(NLOS) areas. Both residential areas have standard deviations independent of the residential area classification, whereas the path loss exponents in the apartments is higher than those in area for same frequencies. A two-ray model is applied to analyse the path-loss charateristics in LOS areas. In LOS areas, an empirical breakpoint, whose distance is 6 percent shorter than a theorical breakpoint, is founded. Further, a sudden power level drop occurs at a transition point from LOS region to NLOS area. Path loss exponent is found to be significantly higher for non-LOS region than for LOS region. The power level drop due to corner loss and path-loss exponents both increase as the distance between the transmitter and the corner increases.

A Effect of Frequency Response Effect of Butter-Worth Filter on Optical Receive System (광 수신시스템에서 버터워쓰필터의 주파수 응답 효과에 관한 영향)

  • Kim, Sun-Yeob
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.21 no.2
    • /
    • pp.25-31
    • /
    • 2020
  • In an optical system that serves as the backbone of an information transmission system, it is essential to evaluate the statistical characteristics of the signal and noise for a performance evaluation and optimization of the system. The optical receiver system improves the reception sensitivity by adopting an optical amplifier in front of the optical detector to improve the reception sensitivity, but some problems change the bandwidth of the electronic signal to the optical signal in the optical receiver due to the ASE noise added to the output of the optical detector. The problem of changing the ratio of the bandwidth of these signals varies according to the passband characteristics of the filter present at the output stage. The frequency response effect can be solved by constructing an infinite order filter, but it is almost impossible to implement it. In this paper, the Butterworth filter was implemented to evaluate the frequency response characteristics of an optical receiver system according to the filter order. The simulation results showed that the receiver sensitivity increases as the order of Butter-Worth filters increases. In addition, as a result of simulation of the change of various values, it was confirmed that the reception sensitivity increased with increasing. That is, the average photocurrent increases, and the dispersion decreases with increasing.

A Coherent-based Symbol Detector for 2.45GHz LR-WPAN Receiver (2.45GHz LR-WPAN 수신기를 위한 Coherent 기반의 Symbol Detector)

  • Han Jung-Su;Do Joo-Hyun;Park Tha-Joon;Choi Hyung-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.2A
    • /
    • pp.176-186
    • /
    • 2006
  • In this paper, we propose an enhanced symbol detector algorithm for 2.45GHz LR-WPAN(Low-Rate Wireless Personal Area Network) receiver. Because the frequency offset of $\pm$80ppm on 2.45GHz band is recommended in IEEE 802.15.4 LR-WPAN(Low-Rate Wireless Personal Area Network) specification, a symbol detector algorithm having stable operation in the channel environment with large frequency offset is required. For robustness to the frequency offset, non-coherent detection-based symbol detector algorithm is typically applied in the LR-WPAN receiver modem. However, the noncoherent symbol detector has increased performance degradation and hardware complexity due to squaring loss of I/Q squaring operation. Therefore we propose a coherent detection-based symbol detector algorithm with frequency offset compensation using a preamble symbol. The proposed algorithm is more suitable for LR-WPAN receiver aimed at low-cost, low-power and low-complexity than the non-coherent symbol detector, since it can reduce performance degradation due to squaring loss of I/Q squaring operation and implementation complexity. Simulation results show that the proposed algorithm has performance improvement of about 1dB in various channel environments.

Minimizing non-optimal paths in multi-hop ad hoc network adopted IEEE 802.11 PSM (IEEE 802.11 PSM을 적용한 다중 홉애드 혹 네트워크에서 우회경로의 최소화)

  • Whang, Do-Hyeon;Lee, Jang-Su;Kim, Sung-Chun
    • The KIPS Transactions:PartC
    • /
    • v.14C no.7
    • /
    • pp.583-588
    • /
    • 2007
  • It is easy to implement a temporary network with a mobile ad-hoc network in which mobile nodes have without using a infrastructure network. They depend on their limited power. Recently, it is a hot issue to save the energy in a mobile ad-hoc network because a mobile nodes have a limited energy. Research of IEEE 802.11 PSM was proposed in a single hop ad-hoc assumption. If IEEE 802.11 PSM is applied to multi hop ad-hoc network, non-optimal paths will be generated by the mobile nodes which didn't receive a message of routing request. Non-optimal paths increase not only a network latency but also energy consumption of mobile nodes. Reconfiguring algorithm of non-optimal paths caused by the mobile nodes which didn't receive a message of routing request is proposed in this paper. A mobile node can overhear the data in his range. A wireless medium is shared by all mobile nodes using the same bandwidth. All mobile nodes lookout the non-optimal paths with these properties of a medium, if non-optimal path is generated, optimal reconfiguring will be accomplished by modifying routing table of itself or sending a request message of routing update to nearby nodes. By reconfiguring the non-optimal paths to optimized ones, network latency and energy consumption was decreased. It is confirmed to ignore the overhead caused by a algorithm presented in this paper through the result of the simulation.

Millimeter-wave Broadband Amplifier integrating Shunt Peaking Technology with Cascode Configuration (Cascode 구조에 Shunt Peaking 기술을 접목시킨 밀리미터파 광대역 Amplifier)

  • Kwon, Hyuk-Ja;An, Dan;Lee, Mun-Kyo;Lee, Sang-Jin;Moon, Sung-Woon;Baek, Tae-Jong;Park, Hyun-Chang;Rhee, Jin-Koo
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.43 no.10 s.352
    • /
    • pp.90-97
    • /
    • 2006
  • We report our research work on the millimeter-wave broadband amplifier integrating the shunt peaking technology with the cascode configuration. The millimeter-wave broadband cascode amplifier on MIMIC technology was designed and fabricated using $0.1{\mu}m\;{\Gamma}-gate$ GaAs PHEMT, CPW, and passive library. The fabricated PHEMT has shown a transconductance of 346.3 mS/mm, a current gain cut off frequency ($f_T$) of 113 GHz, and a maximum oscillation frequency ($f_{max}$) of 180 GHz. To prevent oscillation of designed cascode amplifier, a parallel resistor and capacitor were connected to drain of common-gate device. For expansion of the bandwidth and flatness of the gain, we inserted the short stub into bias circuits and the compensation transmission line between common-source device and common-gate device, and then their lengths were optimized. Also, the input and output stages were designed using the matching method to obtain the broadband characteristic. From the measurement, we could confirm to extend bandwidth and flat gain by integrating the shunt peaking technology with the cascode configuration. The cascode amplifier shows the broadband characteristic from 19 GHz to 53.5 GHz. Also, the average gain of this amplifier is about 6.5 dB over the bandwidth.

A Multiphase DLL Based on a Mixed VCO/VCDL for Input Phase Noise Suppression and Duty-Cycle Correction of Multiple Frequencies (입력 위상 잡음 억제 및 체배 주파수의 듀티 사이클 보정을 위한 VCO/VCDL 혼용 기반의 다중위상 동기회로)

  • Ha, Jong-Chan;Wee, Jae-Kyung;Lee, Pil-Soo;Jung, Won-Young;Song, In-Chae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.11
    • /
    • pp.13-22
    • /
    • 2010
  • This paper proposed the dual-loops multiphase DLL based mixed VCO/VCDL for a high frequency phase noise suppression of the input clock and the multiple frequencies generation with a precise duty cycle. In the proposed architecture, the dual-loops DLL uses the dual input differential buffer based nMOS source-coupled pairs at the input stage of the mixed VCO/VCDL. This can easily convert the input and output phase transfer of the conventional DLL with bypass pass filter characteristic to the input and output phase transfer of PLL with low pass filter characteristic for the high frequency input phase noise suppression. Also, the proposed DLL can correct the duty-cycle error of multiple frequencies by using only the duty-cycle correction circuits and the phase tracking loop without additional correction controlled loop. At the simulation result with $0.18{\mu}m$ CMOS technology, the output phase noise of the proposed DLL is improved under -13dB for 1GHz input clock with 800MHz input phase noise. Also, at 1GHz operating frequency with 40%~60% duty-cycle error, the duty-cycle error of the multiple frequencies is corrected under $50{\pm}1%$ at 2GHz the input clock.