• Title/Summary/Keyword: 나노트랜치

Search Result 2, Processing Time 0.017 seconds

Anisotropic Electronic Transport of Graphene on a Nano-Patterned Substrate (나노패턴된 기판 위에서의 그래핀의 비등방성 전자 수송 특성)

  • Khalil, H.M.W.;Kelekci, O.;Noh, H.;Xie, Y.H.
    • Journal of the Korean Vacuum Society
    • /
    • v.21 no.5
    • /
    • pp.279-285
    • /
    • 2012
  • We report on the measurements of electronic transport properties of CVD graphene placed on a pre-patterned substrate with periodic nano trenches. A strong anisotropy has been observed between the transport parallel and perpendicular to the trenches. Characteristically different weak localization corrections have been also observed when the transport was perpendicular to the trench, which is interpreted as due to a density inhomogeneity generated by the potential modulations.

Dielectric Layer Planarization Process for Silicon Trench Structure (실리콘 트랜치 구조 형성용 유전체 평탄화 공정)

  • Cho, Il Hwan;Seo, Dongsun
    • Journal of IKEEE
    • /
    • v.19 no.1
    • /
    • pp.41-44
    • /
    • 2015
  • Silicon trench process for bulk fin field effect transistor (finFET) is suggested without using chemical mechanical polishing (CMP) that cause contamination problems with chemical stuff. This process uses thickness difference of photo resistor spin coating and silicon nitride sacrificial layer. Planarization of silicon oxide and silicon trench formation can be performed with etching processes. In this work 50 nm silicon trench is fabricated with AZ 1512 photo resistor and process results are introduced.