• Title/Summary/Keyword: 구동 입력 설계

Search Result 299, Processing Time 0.027 seconds

Design of a DC-DC Step-Down Converter for LED Backlight of Mobile Devices (휴대기기용 LED 백라이트를 위한 감압형 DC-DC 변환기 설계)

  • Son, Hyun-Sik;Lee, Min-Ji;Park, Won-Kyoung;Song, Han-Jung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.15 no.3
    • /
    • pp.1700-1706
    • /
    • 2014
  • In this paper, a step down converter for LED backlight of mobile application has been proposed. The converter which is operated with 4 MHz high switching frequency is capable of reducing mounting area of passive devices consists of a power stage and a control block. Circuit elements of the power stage are inductor, output capacitor, MOS transistors and feedback resistors. The control block consists of pulse width modulator, error amplifier and oscillator etc. Proposed step down converter has been designed and verified using a $0.35{\mu}m$ 1-poly 4-metal BCD process technology. Simulation results show that the output voltage is 1.8 V in 3.7 V input voltage, output current 100 mA which is larger than 25 ~ 50 mA in conventional 500 KHz driven converter when the duty ratio is 0.4.

Design of a 32-Bit eFuse OTP Memory for PMICs (PMIC용 32bit eFuse OTP 설계)

  • Kim, Min-Sung;Yoon, Keon-Soo;Jang, Ji-Hye;Jin, Liyan;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.10
    • /
    • pp.2209-2216
    • /
    • 2011
  • In this paper, we design a 32-bit eFuse OTP memory for PMICs using MagnaChip's $0.18{\mu}m$ process. We solve a problem of an electrical shortage between an eFuse link and the VSS of a p-substrate in programming by placing an n-well under the eFuse link. Also, we propose a WL driver circuit which activates the RWL (read word-line) or WWL (write word-line) of a dual-port eFuse OTP memory cell selectively when a decoded WERP (WL enable for read or program) signal is inputted to the eFuse OTP memory directly. Furthermore, we reduce the layout area of the control circuit by removing a delay chain in the BL precharging circuit. We'can obtain an yield of 100% at a program voltage of 5.5V on 94 manufactured sample dies when measured with memory tester equipment.

Efficiency Improvement of an Electronic Ballast for HID Lamps (HID 램프용 전자식 안정기의 효율 개선)

  • 이성희;이치환;권우현
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.16 no.2
    • /
    • pp.9-17
    • /
    • 2002
  • A high-efficiency electronic ballast for HID lamps is presented. The ballast consists of a PFC and a resonant inverter. To reduce losses of the ballast, DC link voltage should be determined by taking into account the peak voltage of lamp and the maximum flux density should be kept 0.2[T] on all of inductors. AR inductor at bridge diode is employed in order to remove currant harmonics from PFC. An inductor is connected in series with an electrolytic capacitor at DC link to reject high-frequency current. The acoustic resonance is eliminated using the stead spectrum technique. The electronic ballast for 250[W] metal-halide discharge lamp is implemented and 96[%] efficiency, no acoustic resonance and low conducted EMI level are accomplished.

Power Amplifier Module for Envelope Tracking WCDMA Base-Station Applications (포락선 추적 WCDMA 기지국 응용을 위한 전력증폭기 모듈)

  • Jang, Byung-Jun;Moon, Jun-Ho
    • Journal of Satellite, Information and Communications
    • /
    • v.5 no.2
    • /
    • pp.82-86
    • /
    • 2010
  • In this paper, a power amplifier module for WCDMA base-station applications is designed and implemented using GaN field-effect transistors (FETs), which uses an envelope tracking bias system. The designed module consists of an high gain MMIC amplifier, a driver amplifier, a power amplifier, and bias circuits for envelope tracking applications. Especially, a FET bias sequencing circuit and two isolators are integrated for stable RF operations. All circuits are assembled within a single housing, so its dimension is just $17.8{\times}9.8{\times}2.0\;cm3$. Measured results show that the developed power amplifier module has good envelope tracking capability: the power-added efficiency of 35% at the output power range from 30dBm to 40dBm over a wide range of drain bias.

Development of 3,300V 1MVA Multilevel Inverter using Series H-Bridge Cell (3,300V 1MVA H-브릿지 멀티레벨 인버터 개발)

  • 박영민;김연달;이현원;이세현;서광덕
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.8 no.6
    • /
    • pp.478-487
    • /
    • 2003
  • In this paper, a type and special feature of Multi-level inverter used in medium-voltage and high-capacity motor driver is introduced. Especially, a power quality and structural advantages of H-Bridge Multi-level inverter is described. It presented the specific structure of power circuit, design method, controller composition and PWM techniques of the cascaded H-Bridge Multi-level inverter which is developed. The feasibility of the developed product based on 3,300V lMVA 7-level H-bridge inverter was studied by experiments and we get conclusion that 1)generate of near-sinusoidal output voltage; 2)is low dv/dt at output voltage; 3)reduce the harmonic injection at input; Experiment demonstrate that it is very economical in productivity because of using the existing production technique and examination equipment, and has the reliability and a good maintenance due to the structure of Power Cell unit combination as well as low cost IGBT.

A Study of the Boot ROM S/W Design and Verification for the Next Generation LEO Satellite (차세대 저궤도 위성의 Boot ROM 소프트웨어 설계 및 검증에 대한 연구)

  • Choi, Jong-Wook;Lee, Jae-Seung;Yang, Seung-Eun;Shin, Hyun-Kyu;Chae, Dong-Seok;Lee, Jong-In
    • Aerospace Engineering and Technology
    • /
    • v.7 no.1
    • /
    • pp.83-90
    • /
    • 2008
  • The next generation LID satellite has 64KB PROM which contains the boot loader and the monitor software, and two 4MB NVMEMs which are used for flight software storage. The boot loader has two operation modes which are the flight software mode and the monitor mode. In the flight software mode, it checks CRC checksum of selected NVMEM and copies flight software image from NVMEM to RAM And then it starts VxWorks RTOS in RAM, creates flight software tasks, and starts execution of flight software. In the monitor mode, it activates monitor software which performs NVMEM reprogramming and board-level testing on the ground. This paper is to present the design of Boot ROM software and verification method using simulator.

  • PDF

Development of 2-kW Class C Amplifier Using GaN High Electron Mobility Transistors for S-band Military Radars (S대역 군사 레이더용 2kW급 GaN HEMT 증폭기 개발)

  • Kim, Si-Ok;Choi, Gil-Wong;Yoo, Young-Geun;Lim, Byeong-Ok;Kim, Dong-Gil;Kim, Heung-Geun
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.15 no.3
    • /
    • pp.421-432
    • /
    • 2020
  • This paper proposes a 2-kW solid-state power amplifier (SSPA) developed by employing power amplifier pallets designed using gallium-nitride high electron mobility transistors, which is used in S-band military radars and to replace existing traveling-wave tube amplifier (TWTA). The SSPA consists of a high-power amplifier module, which combines eight power amplifier pallets, a drive amplifier module, a digital control module, and a power supply unit. First, the amplifier module and component were integrated into a small package to account for space limitations; next, an on-board harmonic filter was fabricated to reject spurious components; and finally, an auto gain control system was designed for various duty ratios because recent military radar systems are all active phase radars using the pulse operation mode. The developed SSPA exhibited a max gain of 48 dB and an output power ranging between 63-63.6 dBm at a frequency band of 3.1 to 3.5 GHz. The auto gain control function showed that the output power is regulated around 63 dBm despite the fluctuation of the input power from 15-20 dBm. Finally, reliability of the developed system was verified through a temperature environment test for nine hours at high (55 ℃) / low (-40℃) temperature profile in accordance with military standard 810. The developed SSPA show better performance such as light weight, high output, high gain, various safety function, low repair cost and short repair time than existing TWTA.

Design of 3-bit Arbitrary Logic Circuit based on Single Layer Magnetic-Tunnel-Junction Elements (단층 입력 구조의 Magnetic-Tunnel-Junction 소자를 이용한 임의의 3비트 논리회로 구현을 위한 자기논리 회로 설계)

  • Lee, Hyun-Joo;Kim, So-Jeong;Lee, Seung-Yeon;Lee, Seung-Jun;Shin, Hyung-Soon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.12
    • /
    • pp.1-7
    • /
    • 2008
  • Magnetic Tunneling Junction (MTJ) has been used as a nonvolatile universal storage element mainly in memory technology. However, according to several recent studies, magneto-logic using MTJ elements show much potential in substitution for the transistor-based logic device. Magneto-logic based on MTJ can maintain the data during the power-off mode, since an MTJ element can store the result data in itself. Moreover, just by changing input signals, the full logic functions can be realized. Because of its programmability, it can embody the reconfigurable magneto-logic circuit in the rigid physical architecture. In this paper, we propose a novel 3-bit arbitrary magneto-logic circuit beyond the simple combinational logic or the short sequential one. We design the 3-bit magneto-logic which has the most complexity using MTJ elements and verify its functionality. The simulation results are presented with the HSPICE macro-model of MTJ that we have developed in our previous work. This novel magneto-logic based on MTJ can realize the most complex logic function. What is more, 3-bit arbitrary logic operations can be implemented by changing gate signals of the current drivel circuit.

Characterization of Schottky Diodes and Design of Voltage Multiplier for UHF-band Passive RFID Transponder (UHF 대역 수동형 RFID 태그 쇼트키 다이오드 특성 분석 및 전압체배기 설계)

  • Lee, Jong-Wook;Tran, Nham
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.7 s.361
    • /
    • pp.9-15
    • /
    • 2007
  • In this paper, we present the design of Schottky diodes and voltage multiplier for UHF-band passive RFID applications. The Schottky diodes were fabricated using Titanium (Ti/Al/Ta/Al)-Silicon (n-type) junction in $0.35\;{\mu}m$ CMOS process. The Schottky diode having $4{\times}10{\times}10\;{\mu}m^{2}$ contact area showed a turn-on voltage of about 150 mV for the forward diode current of $20\;{\mu}A$. The breakdown voltage is about -9 V, which provides sufficient peak inverse voltage necessary for the voltage multiplier in the RFID tag chip. The effect of the size of Schottky diode on the turn-on voltage and the input impedance at 900 MHz was investigated using small-signal equivalent model. Also, the effect or qualify factor of the diode on the input voltage to the tag chip is examined, which indicates that high qualify factor Schottky diode is desirable to minimize loss. The fabricated voltage multiplier resulted in a output voltage of more than 1.3 V for the input RF signal of 200mV, which is suitable for long-range RFID applications.

A Read-In Integrated Circuit for IR Scene Projectors Adopting a Sub-Frame Control Technique for Minimizing the Temperature Loss (온도 손실의 최소화를 위해 Sub-Frame 제어 기법을 적용한 적외선 영상 투사기용 신호입력회로)

  • Shin, Uisub;Cho, Min Ji;Kang, Woo Jin;Jo, Young Min;Lee, Hee Chul
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.8
    • /
    • pp.113-118
    • /
    • 2016
  • In this paper, a read-in integrated circuit (RIIC) for IR scene projectors (IRSPs) adopting a sub-frame control technique is proposed, which minimizes the reduction of the apparent temperature of the IR images projected from IRSPs operating at a frame rate of 30 Hz. The proposed sub-frame control technique significantly reduces the amount of scene data loss on capacitors, which is caused by leakage currents flowing through MOSFET switches during holding periods, by dividing a unit frame into 8 sub-frames and refreshing the same scene data for each sub-frame. A current-drive RIIC was designed for the higher apparent temperature of IR radiated from the emitter, and it receives the scene data as a form of analog voltages from an external DAC. A prototype chip with a $64{\times}32$ RIIC array was fabricated using Magnachip/SKhynix $0.35{\mu}m$ 2-poly 4-metal CMOS process, and the measured maximum output data current is $230.3{\mu}A$. This amount of current ensures the projection of IR images whose maximum apparent temperature is $366.2^{\circ}C$ in the mid-wavelength IR (MWIR) when applied to a prototype emitter having a resistance of $15k{\Omega}$.