• Title/Summary/Keyword: 공정지연

Search Result 696, Processing Time 0.029 seconds

Analysis on Ignition Characteristics According to the Chemical Composition of Bio Jet Fuel Synthesized by F-T Process (F-T 공정으로 합성된 바이오항공유의 화학적 조성에 따른 점화특성 분석)

  • Kang, Saetbyeol
    • Clean Technology
    • /
    • v.26 no.3
    • /
    • pp.204-210
    • /
    • 2020
  • In this study, the ignition characteristics of bio jet fuel (Bio-7629, Bio-5172) produced by F-T process and petroleum-based jet fuel (Jet A-1) were compared and analyzed. The ignition delay time of each fuel was measured by means of a combustion research unit (CRU) and the results were explained through an analysis of the properties and composition of the fuel. The ignition delay time of Bio-5172 was the shortest while that of Jet A-1 was the longest because Jet A-1 had the highest surface tension and Bio-5172 had the lowest viscosity in terms of fuel properties that could affect the physical ignition delay time. As a result of the analysis of the constituents' type and ratio, 22.8% aromatic compounds in Jet A-1 could generate benzyl radical, which had low reactivity during the oxidation reaction, affecting the increase of ignition delay time. Both Bio-7629 and Bio-5172 were composed of paraffin only, with the ratio of n-/iso- being 0.06 and 0.80, respectively. The lower the degree of branching is in paraffin, the faster the isomerization of peroxy radical is produced during oxidation, which could determine the propagation rate of the ignition. Therefore, Bio-5172, composed of more n-paraffin, possesses shorter ignition delay time compared with Bio-7629.

Non-Work Conserving Round Robin Schedulers (비 작업보존형 라운드로빈 스케줄러)

  • Joung, Ji-Noo
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.8
    • /
    • pp.1663-1668
    • /
    • 2005
  • There have been numerous researches regarding the QoS guarantee in packet switching networks. IntServs, based on a signaling mechanism and scheduling algorithms, suggesting promising solutions, yet has the crucial complexity problem so that not enough real implementations has been witnessed. Flow aggregation is suggested recently to overcome this issue. In order to aggregated flows fairly so that the latency of the aggregated flows is bound, however, a non-work conserving scheduler is necessary, which is not very popular because of its another inherent complexity. We suggest a non-work conserving scheduler, the Round Robin with Virtual Flow (RRVF), which is a variation of the popular Deficit Round Robin (DRR). We study the latency of the RRVF, and observe that the non-work conserving nature of the RRVF yields a slight disadvantage in terms of the latency, but after the aggregation the latency is greatly reduced, so that e combined latency is reduced. We conclude that the flow aggregation through RRVF can actually reduce the complexity of the bandwidth allocation as well as the overall latency within a network.

HFIFO(Hierarchical First-In First-Out) : A Delay Reduction Method for Frame-based Packet Transmit Scheduling Algorithm (계층적 FIFO : 프레임 기반 패킷 전송 스케쥴링 기법을 위한 지연 감축 방안)

  • 김휘용;유상조;김성대
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.5C
    • /
    • pp.486-495
    • /
    • 2002
  • In this paper, we propose a delay reduction method for frame-based packet transmit scheduling algorithm. A high-speed network such as ATM network has to provide some performance guarantees such as bandwidth and delay bound. Framing strategy naturally guarantees bandwidth and enables simple rate-control while having the inherently bad delay characteristics. The proposed delay reduction method uses the same hierarchical frame structure as HRR (Hierarchical Round-Robin) but does not use the static priority scheme such as round-robin. Instead, we use a dynamic priority change scheme so that the delay unfairness between wide bandwidth connection and narrow bandwidth connection can be eliminated. That is, we use FIFO (First-In First-Out) concept to effectively reduce the occurrence of worst-case delay and to enhance delay distribution. We compare the performance for the proposed algorithm with that of HRR. The analytic and simulation results show that HFIFO inherits almost all merits of HRR with fairly better delay characteristics.

독자적인 카메라모듈 초점검사공정 기술력 통해 메가급 카메라폰 시장 공략

  • Park, Ji-Yeon
    • The Optical Journal
    • /
    • s.103
    • /
    • pp.54-56
    • /
    • 2006
  • 휴대폰 부품 및 정밀광학측정장비 제조전문기업으로 이름이 잘 알려진 (주)지엔오(대표 · 배순구)는 최근 2메가급의 카메라폰이 등장하고 있는 시점에 맞추어 기존에 작업자의 육안검사에 의존하던 카메라모듈의 초점검사공정을 자동화한 자동포커스 렌즈시스템 개발을 완료하면서 시장의 주목을 받고 있다. 또한 소형카메라에 장착되는 광학시스템 및 렌즈의 성능평가방법의 표준화사업에도 참여하여 초소형 카메라모듈의 제조, 생산업체로서의 위치도 확고히 하고 있다.

  • PDF

$SiC_f/SiC$ 복합체의 제조 및 응용

  • Park, Ji-Yeon
    • Ceramist
    • /
    • v.10 no.4
    • /
    • pp.31-37
    • /
    • 2007
  • [ $SiC_f/SiC$ ] 복합체는 고온에서 우수한 특성을 지니므로 고온 구조용 재료로 적용 가능성이 증대되고 있다. 우수한 SiC 섬유의 개발과 함께 복합체를 제조하는 공정의 기술적인 진보도 이루어졌지만 경제성 측면에서는 아직도 일반산업에 널리 이용되기에는 제약이 있다. 그러나 효율성과 안정성을 증진시키기 위하여 시스템의 운전조건이 고온의 극한환경까지도 고려되는 현 상황에서 $SiC_f/SiC$ 복합체의 중요성은 증대되고 있다. 향후 경제성이 향상된 공정개발, 고온 물성 및 성능 자료의 확보, 시스템 및 재료 설계를 위한 코드와 모델 개발 등이 진행되면, 가까운 미래에 에너지 산업, 항공 우주산업 등을 시작으로 그 적용 영역이 확대될 수 있으리라 기대된다.

  • PDF

A Fair Multicast Switch under Nonuniform Traffic (비균일 트래픽하의 공정한 멀티캐스트 스위치)

  • Son, Dong-Wuk;Son, Yoo-Ek
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2001.04a
    • /
    • pp.535-538
    • /
    • 2001
  • 본 논문은 작은 fanout에 대한 불공정성과 hot-spot의 문제를 해결하기 위해 공정하게 입력포트에 접근하여 복사망으로 들어갈 수 있는 멀티캐스트 스위치를 제안하고자 한다. 제안된 스위치는 큰 fanout에 대한 작은 fanout을 가진 입력포트에 도착한 패킷의 불공정한 대우를 해결하여 시스템 전체 지연시간을 줄여 산출량을 극대화할 수 있다.

  • PDF

Design of Temperature Stable Signal Conversion Circuit (동작온도에 무관한 신호변환회로의 설계)

  • Choi, Jin-Ho;Kim, Soo-Hwan;Lim, In-Taek;Choi, Jin-Oh
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.05a
    • /
    • pp.671-672
    • /
    • 2011
  • Time to digital converter is designed. To obtain the digital signal from time information the analog delay element is used. Because the analog delay element shows more stable characteristics compared to the digital delay element in view point of process variation. The designed circuit has temperature stale characteristics when the range of operating temperature is from $-20^{\circ}C$ to $70^{\circ}C$. The circuit is simulated and confirmed by HSPICE.

  • PDF

Wireless Packet Scheduling Algorithm for Delay Proportional Internet Differentiated Services (무선 망에서의 지연 비례 인터넷 차별화 서비스 제공을 위한 스케줄링 알고리즘)

  • 유상조;이훈철
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.40 no.6
    • /
    • pp.225-236
    • /
    • 2003
  • In this paper, we propose a wireless scheduling algorithm to provide the Internet delay proportional differentiated services in wireless networks. For considering network environments that have burst and location-dependent channel errors, our proposed WDPS(Wireless Delay Proportional Service) scheduling algorithm adaptively serves packets in class queues based on the delivered delay performance for each class. The remarkable characteristics of WDPS scheduler are supporting a fair relative delay service, providing graceful throughput and delay compensation, and avoiding class queue blocking problem. Through simulations, we show that the algorithm achieves the desirable properties to provide delay proportional services in wireless networks.

A high-resolution synchronous mirror delay using successive approximation register (연속 근사 레지스터를 이용한 고정밀도 동기 미러 지연 소자)

  • 성기혁;김이섭
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.10
    • /
    • pp.63-68
    • /
    • 2004
  • A high-resolution synchronous mirror delay (SMD) is proposed in order to reduce the clock skew between the external clock and the infernal clock of a chip. The proposed SMD reduces the clock skew in two steps. Coarse locking is achieved by the SMD. Fine locking is achieved by the successive approximation register-controlled DLL. The total locking time is 10 clock cycles. Simulation results show that the proposed SMD operates with 50psec clock skew at 182MHz and consumes 17.5mW at 3.3V supply voltage in a 0.35 um 1-poly 4-metal CMOS technology.

A study on improving the bandwidth utilization of fair packet schedulers (공평 패킷 스케줄러의 대역폭 이용 효율 개선에 관한 연구)

  • Kim Tae-Joon;Kim Hwang-Rae
    • The KIPS Transactions:PartC
    • /
    • v.13C no.3 s.106
    • /
    • pp.331-338
    • /
    • 2006
  • Most fair packet schedulers supporting quality-of-services of real-time multimedia applications are based on the finish time design scheme in which the expected transmission finish time of each packet is used as its timestamp. This scheme can adjust the latency of a flow with raising the flow's scheduling rate but it may suffer from severe bandwidth loss due to the coupled rate and delay allocation. This paper first introduces the concept of delay resource, and then proposes a scheduling method to improve the bandwidth utilization in which delay resource being lost due to the coupled allocation is transformed into bandwidth one. The performance evaluation shows that the proposed method gives higher bandwidth utilization by up to 50%.