• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.34 no.11C
• /
• pp.1106-1112
• /
• 2009

The SC-FDMA(single carrier-frequency division multiple access) was recently adopted as the uplink multiple access scheme from 3GPP LTE(3rd Generation Partnership Project Long Tenn Evolution) due to its low PAPR (Peak-to-averaged power ratio). The bandwidth of IFDMA(interleaved FDMA), one of the sub-carrier mapping methods of SC-FDMA, gets narrower as the roll-off factor of RRC(root raised cosine) filter decreases from 1 to 0, whereas its PAPR can increase significantly. In practice, to increase the power efficiency of an amplifier, signals with high PAPR undergo the process of clipping. Clipping of signals may cause regeneration of high-frequency components as well as distortion of signals. The current paper deals with the effect of clipping on the spectrum and BER of IFDMA signals with RRC filters.

• Journal of Advanced Navigation Technology
• /
• v.13 no.1
• /
• pp.48-53
• /
• 2009

The CMOS RF front-end for Global Positioning System(GPS)are implemented in 1P8M CMOS $0.13{\mu}m$ process. The LNAs consist of LNA1 with high gain and low NF, and LNA2 with low gain and high IIP3 for supporting operation with active and passive antenna. the measured performances of both LNAs are 16.4/13.8 dB gain, 1.4/1.68 dB NF, and -8/-4.4 dBm IIP3 with 3.2/2 mA form 1.2 V supply, respectively. The quadrature downconversion mixer is followed by transimpedance amplifier with gain controllability from 27.5 to 41 dB. The front-end performances in LNA1 mode are 39.8 dB conversion gain, 2.2 dB NF, and -33.4 dBm IIP3 with 6.6 mW power consumption.

• Journal of the Institute of Convergence Signal Processing
• /
• v.9 no.2
• /
• pp.104-111
• /
• 2008

The ECG is biomedical electrical signal occurring on the surface of the body due to the contraction and relaxation of the heart. This signal represents an extremely important measure for health monitoring, as it provides vital information about a patient's cardiac condition and general health. ECG signals are contaminated with high frequency noise such as power line interference, muscle artifact and low frequency nose such as motion artifact. But it is difficult to filter nose from ECG signal, and errors resulting from filtering can distort a ECG signal. The present study implemented a small-size and low-power ECG measurement system that can remove motion artifact for convenient health monitoring during daily life. The implemented ECG monitoring system consists of ECG amplifier, a low power microprocessor, bluetooth module and monitoring program. Amplifier was designed and implemented using low power instrumentation amplifier, and microprocessor was interfaced to the ECG amplifier to collect the data, process, store and feed to a transmitter. And bluetooth module used to wirelessly transmit and receive the vital sign data from the microprocessor to an PC at the receiving site. In order to evaluate the performance of the implemented system, we assessed motion artifact rejection performance in each situation with artificially set condition using adaptive filter.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.12
• /
• pp.40-48
• /
• 2013

This paper presents multi-channel transimpedance amplifier(TIA) arrays in short-range LADAR systems for unmanned vehicles, by using a 0.18um CMOS technology. Two $4{\times}4$ channel TIA arrays including a voltage-mode INV-TIA and a current-mode CG-TIA are introduced. First, the INV-TIA consists of a inverter stage with a feedback resistor and a CML output buffer with virtual ground so as to achieve low noise, low power, easy current control for gain and impedance. Second, the CG-TIA utilizes a bias from on-chip bandgap reference and exploits a source-follower for high-frequency peaking, yielding 1.26 times smaller chip area per channel than INV-TIA. Post-layout simulations demonstrate that the INV-TIA achieves 57.5-dB${\Omega}$ transimpedance gain, 340-MHz bandwidth, 3.7-pA/sqrt(Hz) average noise current spectral density, and 2.84mW power dissipation, whereas the CG-TIA obtains 54.5-dB${\Omega}$ transimpedance gain, 360-MHz bandwidth, 9.17-pA/sqrt(Hz) average noise current spectral density, and 4.24mW power dissipation. Yet, the pulse simulations reveal that the CG-TIA array shows better output pulses in the range of 200-500-Mb/s operations.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.36D no.1
• /
• pp.8-14
• /
• 1999

The active devices used at microwave frequency have the different phase shift according to input power. Especially, The difference of the phase shift is large in the saturation region of the amplifier. In this paper, we disigned the phase control system for fixing the different phase shift at device. With the high frequency nonlinear amplifier, we fabricated such system that the phase shift to be fixed automatically using the varible phase shifter. The variable phase shifter fixed total phase variation of the circuit using the information that was obtained from the comparison of imputsignal phase with output signal phase. Even though the input signal is 2-tone or FM type, we could estimate and also fix the phase variation on DUT Dynamic range is about 10dB. It has been experimented at 1960MHz using Teflon (H=31mil, ${\varepsilon}r$=3.2)

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.21 no.3
• /
• pp.35-42
• /
• 2021

The research of amplifier have been actively conducted to replace the Traveling Wave Tube Amplifier (TWTA) in the mmWave. For Solid State Power Amplifiers (SSPA), which combine semiconductor-type devices to obtain high output, Low-loss, high-efficiency combination techniques are required to meet the required output as the output of a single relatively low device is relatively low. In this paper, we design and produce an 8-way waveguide combiner and a reflective loss of more than 20dB and a binding efficiency of 85% or more were identified. Field analysis calculates the critical power inside the combiner. It secured stable Power Ratings and built-in coupler for power monitoring to achieve miniaturization and light weight.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2008.06a
• /
• pp.151-151
• /
• 2008

갈륨-질화물(GaN) 기반의 고속전자이동도 트랜지스터(high electron mobility transistor, HEMT)는 마이크로파 또는 밀리미터파 등과 같은 고주파 대역의 통신시스템에 널리 사용되는 전자소자로 각광받고 있다. GaN HEMT는 AlGaN/GaN 또는 AlGaN/InGaN/GaN 등과 같은 이종접합구조(heterostructure)로부터 발생하는 이차원 전자가스(two-dimensional electron gas, 2DEG) 채널을 이용하여 캐리어 구속효과(carrier confinement) 및 이동도의 향상이 가능하다. 또한 높은 2DEG 채널의 면밀도(sheet concentration) 와 전자의 포화 속도(saturation velocity)를 바탕으로 고출력 동작이 가능하여 차세대 이동통신용 전력 증폭기로 주목받고 있다. 그러나 이론적으로 우수한 특성과 달리, 실제 소자에서는 epi 성장시의 결함이나 전위, 표면 상태에 따른 2DEG 감소 등의 영향으로 이론보다 높은 누설 전류와 낮은 항복 전압 특성을 가진다. 특히, 기존의 GaN HEMT 구조에서는 Drain-Side Gate Edge에서의 전계 집중이 항복 전압 특성에 미치는 영향이 크다. 본 논문에서는 이러한 문제를 해결하기 위해 Trapezoidal Gate구조를 이용하여 Drain 방향의 Gate Edge가 완만히 변하는 구조를 제안하였다. 이를 위해 $ATLAS^{TM}$ 전산모사 프로그램을 이용하여 Trapezoidal Gate 구조를 구현하여 형태에 따른 전류-전압 특성 및 소자의 스위칭 특성 및 Gate 아래 채널층에 형성되는 Electric Field의 분산을 조사하고, 이를 바탕으로 고속 동작 및 높은 항복 전압을 갖는 AlGaN/GaN HEMT의 최적화된 구조를 제안하였다. 새로운 구조의 Gate를 적용한 AlGaN/GaN HEMT는 Gate edge에서의 전계를 분산시켜 피크 값이 감소되는 것을 확인하였다.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.4
• /
• pp.49-58
• /
• 2014

A low-swing differential near-ground signaling (NGS) transceiver for low-power high-speed mobile I/O interface is presented. The proposed transmitter adopts an on-chip regulated programmable-swing voltage-mode driver and a pre-driver with asymmetric rising/falling time. The proposed receiver utilizes a new multiple gain-path differential amplifier with feed-forward capacitors that boost high-frequency gain. Also, the receiver incorporates a new adaptive bias generator to compensate the input common-mode variation due to the variable output swing of the transmitter and to minimize the current mismatch of the receiver's input stage amplifier. The use of the new simple and effective impedance matching techniques applied in the transmitter and receiver results in good signal integrity and high power efficiency. The proposed transceiver designed in a 65-nm CMOS technology achieves a data rate of 13 Gbps/channel and 0.3 pJ/bit (= 0.3 mW/Gbps) high power efficiency over a 10 cm FR4 printed circuit board.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.29 no.10
• /
• pp.758-765
• /
• 2018

This paper presents a 24-GHz frequency-modulated continuous wave(FMCW) radar transceiver with two Rx and one Tx channels in 65-nm complementary metal-oxide-semiconductor(CMOS) process and implemented it on a radar system using the developed transceiver chip. The transceiver chip includes a $14{\times}$ frequency multiplier, low-noise amplifier, down-conversion mixer, and power amplifier(PA). The transmitter achieves >10 dBm output power from 23.8 to 24.36 GHz and the phase noise is -97.3 GHz/Hz at a 1-MHz offset. The receiver achieves 25.2 dB conversion gain and output $P_{1dB}$ of -31.7 dBm. The transceiver consumes 295 mW of power and occupies an area of $1.63{\times}1.6mm^2$. The radar system is fabricated on a low-loss Duroid printed circuit board(PCB) stacked on the low-cost FR4 PCBs. The chip and antenna are placed on the Duroid PCB with interconnects and bias, gain blocks and FMCW signal-generating circuitry are mounted on the FR4 PCB. The transmit antenna is a $4{\times}4$ patch array with 14.76 dBi gain and receiving antennas are two $4{\times}2$ patch antennas with a gain of 11.77 dBi. The operation of the radar is evaluated and confirmed by detecting the range and azimuthal angle of the corner reflectors.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.31 no.2A
• /
• pp.194-200
• /
• 2006

A 26.4 GHz phase locked oscillator(PLO) for communication satellite transponder is developed. The PLO consists of fundamental frequency generation module(FFGM) and frequency multiplication part(FMP). The signal of 26.4 GHz is generated through frequency tripling process of 8.8 GHz fundamental frequency. Phase locking technique using sampling phase detector(SPD) is adopted to design the FFGM. The MMIC tripler and amplifier are also designed for the reduction of the size and mass of FMP. The phase noise characteristics are exhibited as -96 dBc/Hz at 10 tHz offset frequency and -105 dBc/Hz at 100 kHz offset frequency, respectively, with the output power over 11 dBm. All performance parameters are complied with the design requirements.