• Journal of the Institute of Convergence Signal Processing
• /
• v.12 no.4
• /
• pp.291-297
• /
• 2011

In this paper, the differential quantized method and the parallel method to reduce the size of ROM in the direct digital frequency synthesizer(DDFS) is proposed And we design the DDFS by FPGA The new ROM compression method can reduce the ROM size by using the two ROM. The quantized value of sine is saved by the quantized-ROM(Q-ROM) and the differential ROM(D-ROM). Also we design the phase-to-sine converter using the phase accumulator of parallel type for generating the high frequency. So the total size of the ROM in the proposed DDFS is significantly reduced compared to the original ROM The ROM compression ratio of 67.5% is achieved by this method. Also, the power consumption is decreased according to the ROM size reduction and we can design the DDFS generating the high frequency.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.469-470
• /
• 2017

디지털 계측기는 전압 또는 전류 한주기에 대하여 여러 번 샘플링 하여 실효치를 구하고 위상은 전압영점에서 카운터를 시작하여 전류 영점에서 그 카운터의 값에 의해 전력을 구하는 것이 일반적이다. 그러나 계측대상 주파수가 샘플링 주파수와 유사한 경우 사실상 전력 계측이 불가능하게 되는 취약점을 안고 있다. 따라서 본 논문에서는 계측대상 주파수가 샘플링 주파수와 유사한 경우 샘플링 시프트 기능을 사용하여 계측하는 정규화 기법과 이를 이용하여 DFT를 사용하여 각 차수의 고조파 성분을 분석할 수 있는 알고리즘을 제안한다. 또한 제안된 방식을 Psim을 이용한 시뮬레이션을 통하여 그 타당성을 검증하였다.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.8
• /
• pp.1752-1758
• /
• 2010

A FM-CW radar is used for the various purposes as a remote sensing device since it has the advantages of the relatively simple implementation and the low probability of signal interception. A FM-CW radar uses the same frequency modulated continuous wave for both transmission and demodulation. Therefore, the received beat frequency represents the range and Doppler information of targets. However, using the conventional FFT method, the degree of accuracy and resolution in the spectrum estimation can be seriously degraded in the detection and tracking of fast moving targets because of the short dwell time. Therefore, in this paper, the model parameter estimation methods called as an autoregressive method is applied to overcome these problems and showed that the improved accuracy and resolution can be obtained for the target range and velocity estimation.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.12 no.5
• /
• pp.1-9
• /
• 2012

In this paper, we presents the modeling and implementation of the DDS(Direct Digital synthesizer) driven offset PLL(Pghase Locked Loop) with DAC(Digital Analog Converter) for coarse tune. The PLL synthesizer was designed for minimizing the size and offset frequency and DDS technique was used for ultra low noise and fast lock up time, also DAC was used for coarse tune. The output phase noise was analyzed by superposition theory with the phase noise transfer function and noise source modeling. the phase noise prediction was evaluated by comparing with the measured data. The designed synthesizer has ultra fast lock time within 6 usec and ultra low phase noise performance of -120 dBc/Hz at 10KHz offset frequency.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.22 no.2
• /
• pp.13-17
• /
• 1985

In this paper, a new pitch extraction method, the area comparison method, is proposed. By the speech production model, the area of the first peak on a pitch interval of speech signals is emphasized. By using the above characteristics, this method have more advantages than the others for pitch extraction. The defective decision caused by an impulsive noise is minimized and the pre-filtering is not necessary for this method, because the intergration of signals takes place in the process.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.10
• /
• pp.70-78
• /
• 2009

This paper addresses the analysis and the design optimization of differential interconnects for high-speed Low-Voltage Differential Signaling (LVDS) applications. Thanks to the differential transmission and the low voltage swing, LVDS offers high data rates and improved noise immunity with significantly reduced power consumption in data communications, high-resolution display, and flat panel display. We present an improved model and new equations to reduce impedance mismatch and signal degradation in cascaded interconnects using optimization of interconnect design parameters such as trace width, trace height and trace space in differential printed circuit board (FPCB) transmission lines. We have carried out frequency-domain full-wave electromagnetic simulations, and time-domain transient simulations to evaluate the high-frequency characteristics of the differential FPCB interconnects. We believe that the proposed approach is very helpful to optimize high-speed differential FPCB interconnects for LVDS applications.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2018.10a
• /
• pp.507-511
• /
• 2018

This paper proposes a method for system development for high speed (300MHz) test of system IC semiconductors. The high-speed test system proposes a high-speed test circuit interface and a PCB design method for noise reduction. This paper proposes evaluation items and procedures for verifying the performance of the developed system. System IC The development of high speed test systems will help optimize the development of domestic system IC test equipment.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.12 no.5
• /
• pp.899-906
• /
• 2017

This paper proposes an inter-floor noise prevention system using an open-source controller. In the proposed system, Arduino which is a widely used open source controller analyzes sound signals and vibration signals with fast fourier transform. When the magnitude of the band-passed signal excesses the noise reference considering transmission loss of a panel or a wall, the system displays warning messages on an LCD module and a mobile device for users to be aware of the noise condition. In the experiment, the system has succeeded extracting and processing the band-passed signals between 130 Hz ~ 1040 Hz. When the magnitude of the extracted signal that is subtracted from the transmission loss exceeds 45 dB, the system has displayed the warning message on an LCD module and a mobile devicefor noise reduction.

• Journal of the Institute of Convergence Signal Processing
• /
• v.17 no.2
• /
• pp.83-92
• /
• 2016

In this paper, we introduce the results of the testing and observation systems for performance wideband expansion in the Korean VLBI Network(KVN). The KVN performs VLBI observations to 1024 Mbps data rate, and 8192 Mbps observing for four simultaneous observation is now evaluating for normal operation. The VLBI stations in several world countries developed their own wideband observing systems to observe the celestial objects with high precision and high resolution or are working with several countries. The KVN is planning to introduce a high-speed sampler, OCTAD, for sampling directly up to 2048 MHz bandwidth for RF signal of K/Q/W/D band in the frequency band without conversion. Therefore, as a preliminary study for the performance scalability of the KVN then through the close cooperation with National Astronomical Observatory of Japan (NAOJ), the OCTAD high-speed sampler and OCTADISK2 high-speed recorder were installed in the KVN Yonsei station, and verify the performance through a wideband.

• Proceedings of the Korean Society for Noise and Vibration Engineering Conference
• /
• 2001.05a
• /
• pp.342-349
• /
• 2001

Water tunnel에서 반향음의 영향을 효과적으로 배제하고 수중 소음원의 위치 및 소음 수준을 계측하기 위하여 하이드로폰 어레이 시스템을 개발하였다. 계측 시스템의 신호 대 잡음비를 개선하기위해 48채널의 하이드로폰 어레이를 사용하였고, 당사 고유의 하이드로폰 설치 방법을 개발하였다. 개발된 설치 방법은 터널 벽면의 난류 변동 압력의 영향을 감소시켜 200Hz-1KHz 영역에서 통상적이 설치 방법 대비 약 20㏈ 의 신호 대 잡음비 개선 효과를 얻었다. 또한 40KHz 이상의 주파수까지의 수중 방사 소음 계측을 위하여 100kS/s의 고속 동시 데이터 획득 장치를 개발하였다. 개발된 하이드로폰 어레이 시스템은 성능 시험을 통하여 20KHz 이내의 주파수 영역에서 단일 소음원의 위치를 비교적 정확하게 찾아낼 수 있었다.