• Title/Summary/Keyword: 고성능 DSP

Search Result 99, Processing Time 0.022 seconds

Design of RF Digital Spectrum Analyser for Mobile Communication (이동 통신용 RF 디지털 스펙트럼 분석기 설계)

  • Woo, Kwang-Joon
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.44 no.6
    • /
    • pp.29-34
    • /
    • 2007
  • It is important to analyse the frequency spectrum for the measurement of modulated signal, distortion, and noise. The frequency spectrum analysis is performed by the execution of Radix-2 DIT DFT i.e. FFT algorithm. The discrete input signal converted by A/D converter from the input signal in time domain is mathematically transformed to the frequency spectrum by FFT algorithm. In this study, we design the digital spectrum analyser by the hardware based on the TMS320F2812 DSP and AD9244 converter, and by the software based on the C28x S/W modules. We can timely analyse the frequency spectrum in mobile communication system by the digital frequency analyser based on the high performance DSP and S/W modules. This real-time analysing capability is the important performance in the internet-based mobile communication server system.

Design of Parallel Algorithms for Conventional Matched-Field Processing over Array of DSP Processors (다중 DSP 프로세서 기반의 병렬 수중정합장처리 알고리즘 설계)

  • Kim, Keon-Wook
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.44 no.4 s.316
    • /
    • pp.101-108
    • /
    • 2007
  • Parallel processing algorithms, coupled with advanced networking and distributed computing architectures, improve the overall computational performance, dependability, and versatility of a digital signal processing system In this paper, novel parallel algorithms are introduced and investigated for advanced sonar algorithm, conventional matched-field processing (CMFP). Based on a specific domain, each parallel algorithm decomposes the sequential workload in order to obtain scalable parallel speedup. Depending on the processing requirement of the algorithm, the computational performance of the parallel algorithm reveals different characteristics. The high-complexity algorithm, CMFP shows scalable parallel performance on the array of DSP processors. The impact on parallel performance due to workload balancing, communication scheme, algorithm complexity, processor speed, network performance, and testbed configuration is explored.

Hardware Architecture for PC-based MPEG-4 Video CODEC (PC 기반 MPEG-4 비디오 코덱 구현을 위한 하드웨어 아키텍쳐)

  • 곽진석;임영권;박상규;김진웅
    • Journal of Broadcast Engineering
    • /
    • v.2 no.2
    • /
    • pp.86-93
    • /
    • 1997
  • Fast growth of multimedia applications requires new functions for video data processing. such as obj;cted-based video representation and manipulation. which are not supported by 11PEG-l and 11PEG-2. To support these requirements. 11PEG-4 video coding allows users to manipulate every video object easily by decomposing a scene into several video objects and coding each of them independently. However. the large amount of computations and flexible structure of 11PEG-4 video CODEC make it difficult to be implemented by either the general purpose DSP or a dedicated VLSI. In this paper, we propose a hardware architecture using a hybrid of a high performance programmable DSP and an application specific IC to implement a flexible 11PEG-4 video codec requiring the large amount of computations. The application specific IC has the functions of motion estimation and compensation.

  • PDF

IEEE-754 Floating-Point Divider for Embedded Processors (내장형 프로세서를 위한 IEEE-754 고성능 부동소수점 나눗셈기의 설계)

  • Jeong, Jae-Won;Hong, In-Pyo;Jeong, Woo-Kyong;Lee, Yong-Surk
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.7
    • /
    • pp.66-73
    • /
    • 2002
  • As floating-point operations become widely used in various applications such as computer graphics and high-definition DSP, the needs for fast division become increased. However, conventional floating-point dividers occupy a large hardware area, and bring bottle-becks to the entire floating-point operations. In this paper, a high-performance and small-area floating-point divider, which is suitable for embedded processors, is designed using he series expansion algorithm. The algorithm is selected to utilize two MAC(Multiply-ACcumulate) units for quadratic convergence to the correct quotient. The two MAC units for SIMD-DSP features are shared and the additional area for the division only is very small. The proposed divider supports all rounding modes defined by IEEE 754 standard, and error estimations are performed for appropriate precision.

New Fuzzy Variable Switching Sector Technique for DTC on Induction Motor Drives (유도전동기 직접토크제어를 위한 새로운 퍼지 가변 스위칭섹터 기법)

  • 柳 志 帥;洪 淳 瓚;李 起 常
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.7 no.2
    • /
    • pp.137-148
    • /
    • 2002
  • Direct Torque Control(DTC) is considered to be an useful control scheme of high performance induction motor drives because the scheme provides a quick torque response without requiring the complex field-orientation block and inner current regulation loop. Among a few drawbacks of the conventional DTC scheme, large current harmonics due to flux drooping phenomenon in a low speed range may be the major difficulty In order to remove the difficulty, a fuzzy variable switching sector scheme and its real-time implementation algorithm are proposed in this paper. A DSP based control board is designed for the Induction motor drives with the DTC scheme including the fuzzy switching sector algorithm. Simulation and experimental results show the effectiveness of the proposed scheme.

Development of High-Precision Measuring Device for Six-axis Force/Moment Sensor (로봇용 6축 힘/모멘트 센서를 위한 고성능측정기 개발)

  • Shin, Hyi-Jun;Kim, Gab-Soon
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.24 no.10
    • /
    • pp.46-53
    • /
    • 2007
  • This paper describes the development of a high-precision measuring device with DSP (digital signal processor) for the accurate measurement of the 6-axis force/moment sensor mounted to a humanoid robot's ankle. In order to walk on uneven terrain safely, the foot should perceive the applied forces Fx, Fy, and Fz and moments Mx, My, and Mz to itself, and control the foot using the measured them. The applied forces and moments should be measured from two 6-axis force/moment sensors mounted to the feet, and the sensor is composed of Fx sensor, Fy sensor, Fz sensor, Mx sensor, My sensor and Mz sensor in a body (single block). In order to acquire output values from twelve sensors (two 6-axis force/moment sensor) accurately, the measuring device should get the function of high speed, and should be small in size. The commercialized measuring devices have the function of high speed, unfortunately, they are large in size and heavy in weight. In this paper, the high-precision measuring device for acquiring the output values from two 6-axis force/moment sensors was developed. It is composed of a DSP (150 MHz), a RAM (random access memory), amplifiers, capacities, resisters and so on. And the characteristic test was carried out.

Development of Motor, Encoder Evaluation System using High Performance DSP (고성능 DSP를 이용한 모터, 엔코더 성능평가 시스템 개발)

  • Jang, Mun-Suck;Shim, Jae-Hong;Lee, Enug-Hyuk;Choi, Sang-Bang
    • Journal of the Semiconductor & Display Technology
    • /
    • v.8 no.4
    • /
    • pp.77-82
    • /
    • 2009
  • In robot operation, a motor with multi-degree of freedom motion control and an encoder for motor control are needed. To perform precise motion, location, and velocity control, the operation of motor and encoder with superior performance is important. In this paper, we studied performance evaluation system that can evaluate the performance of motor and encoder. The performance of motor and encoder can be evaluated in terms of disconnection check, signal variation count, and U, V, W signal check. Disconnection check verifies signal connection between a motor and an encoder, signal variation check verifies A, B signal by counting the number of signal A, B when a motor revolves, and U, V, W signal check verifies operating direction of a motor. The result is shown at graphic LCD integrated in system, and can be checked in PC with PC communication.

  • PDF

Implementation of Industrial AC Motor Drive Using the Direct Vector Control (직접벡터제어에 의한 산업용 전동기의 구동시스템 구현)

  • 손진근;박종찬;문학룡;김병진;전희종
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.12 no.4
    • /
    • pp.81-89
    • /
    • 1998
  • In the field of industrial drives, the vector control of the induction motor has been widely used to achieve the good control performance. In this paper, to require the information of rotor flux in direct vector control scheme, the flux observer by current model of rotor circuit is used. This flux observer is not only available at low-speed region bt good for the error reduction by feedback properties. Also, employing the flux observer on rotor reference frame, the robustness of decoupling control to the observation of rotor flux can be achieved. Through digital simulation and DSP-based IGBT inverter system, the validity for practical implementation is verified.

  • PDF

Efficient Matrix Multiplication Algorithms and its Application to Development of a High Performance Embedded System (효율적인 행렬 곱 알고리즘 및 이를 활용한 고성능 임베디드 시스템 개발)

  • Kim, Wonsop;Jeon, Wonbo;Gong, Minsik
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.47 no.1
    • /
    • pp.75-80
    • /
    • 2019
  • In the recent aerospace and defence industries, it is required to develop small and low cost embedded systems. Based on a high speed digital signal processor (DSP), this paper first presents the development of an embedded system. To reduce the computation time of the high precision algorithm such as flight control, we also propose two algorithms for matrix multiplication. Validation results show that, compared to the performance using the $2{\times}2$ unit method, the performance of the proposed method 1 is improved, when the size of matrices is small. The proposed method 2 generally outperforms the $2{\times}2$ unit method.

Implementation of Multi-Core Processor for Beamforming Algorithm of Mobile Ultrasound Image Signals (모바일 초음파 영상신호의 빔포밍 알고리즘을 위한 멀티코어 프로세서 구현)

  • Choi, Byong-Kook;Kim, Jong-Myon
    • The KIPS Transactions:PartA
    • /
    • v.18A no.2
    • /
    • pp.45-52
    • /
    • 2011
  • In the past, a patient went to the room where an ultrasound image diagnosis device was set, and then he or she was examined by a doctor. However, currently a doctor can go and examine the patient with a handheld ultrasound device who stays in a room. However, it was implemented with only fundamental functions, and can not meet the high performance required by the focusing algorithm of ultrasound beam which determines the quality of ultrasound image. In addition, low energy consumption was satisfied for the mobile ultrasound device. To satisfy these requirements, this paper proposes a high-performance and low-power single instruction, multiple data (SIMD) based multi-core processor that supports a representative beamforming algorithm out of several focusing methods of mobile ultrasound image signals. The proposed SIMD multi-core processor, which consists of 16 processing elements (PEs), satisfies the high-performance required by the beamforming algorithm by exploiting considerable data-level parallelism inherent in the echo image data of ultrasound. Experimental results showed that the proposed multi-core processor outperforms a commercial high-performance processor, TI DSP C6416, in terms of execution time (15.8 times better), energy efficiency (6.9 times better), and area efficiency (10 times better).