• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.9 no.6
• /
• pp.1288-1293
• /
• 2005

This paper presents a design method for multiple-output combinational digital logic systems using time domain based on multiplexing(TDBM) and common multi-terminal extension decision diagrams(CMTEDD). The CMIEDDs represents extension valued multiple-output functions, while TDBM systems transmit several signals on a single lines. The proposed method can reduce the 1)hardware, 2)logic levels and 3)pins. In the logic system design, we use two types of decision diagrams(DDs), that is the common binary decision diagrams(CBDDs) and CMTEDDs. Also, we propose an algorithms to derive common multiple-terminal binary decision diagrams(CMTBDD) from CBDDs, and CMTEDDs from CMTBDDs. The CMTEDDs over CBDDs is more compactness in terms of number of non-terminal nodes, where the nodes for output selection variables are not included in the non-terminal nodes. In the logic design, each non-terminal nodes of an CBDDs and an CMTEDDs is realized by a multiplexer(MUX). In addition, we compare the proposed TDBM realization with the conventional one.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2003.11a
• /
• pp.177-180
• /
• 2003

초 박형 실리콘 칩을 이용하여 실리콘 칩들을 포함한 모듈 전체가 굽힘이 자유로운 유연 패키징 기술을 구현하였으며 bending test와 FEA를 통해 초 박형 실리콘 칩의 기계적 특성을 살펴보았다. 초 박형 실리콘칩$(t<30{\mu}m)$은 표면손상의 가능성을 배제하기 위해 화학적 thinning 방법을 이용하여 제작되었으며 열압착 방식에 의해 $Kapton^{(R)}$에 바로 실장 되었다. 실리콘칩과 $Kapton^{(R)}$ 기판간의 단차가 적기 때문에 전기도금 방식으로 전기적 결선을 이룰 수 있었다. 이러한 방식의 패키징은 이러한 공정은 flip chip 공정에 비해 공정 간단하고 wire 본딩과 달리 표면 단차 적다. 따라서 연성회로 기관을 비롯한 인쇄회로기판의 표면뿐만 아니라 기판 자체에 삽임이 가능하여 패키징 밀도 증가를 기대할 수 있으며 실질적인 실장 가능면적을 극대화 할 수 있다.

• Journal of Sensor Science and Technology
• /
• v.18 no.4
• /
• pp.322-326
• /
• 2009

To estimate the measurement uncertainty for industrial platinum resistance thermometers(IPRTs) made with 3-wire connection, the immersion temperature profile was investigated using a liquid bath. Two types of IPRTs having lead wires made of silver and nickel were constructed and the immersion profiles were measured at temperatures from -50 $^{\circ}C$ to 250 $^{\circ}C$ using 3-wire and 4-wire method. As immersion depth and temperature increased, the resistances measured by 3-wire method increased linearly but not for 4-wire method. To calibrate a 3-wire IPRT, the immersion effect must be accounted for. We propose a linear equation to assess correctly the measurement uncertainty.

• Proceedings of the KIPE Conference
• /
• 2008.10a
• /
• pp.143-145
• /
• 2008

최근 각종 전자기기의 슬림화 추세에 따라 PDP PSU(Power Supply Unit) 또한 슬림화가 진행되고 있다. 슬림화를 위해서는 방열판과 벌크(Bulk) 커패시터, 입력단의 필터와 인덕터류, 그리고 변압기의 높이를 줄이는 것이 중요하다. 그 중에서도 변압기의 높이를 줄이는 것이 가장 큰 관건이다. 하나의 변압기를 사용할 경우 슬림화의 한계성을 가지기 때문에 적용된 변압기는 두 개의 LLT 변압기로 구성 하였으며 1차측과 2차측의 결선 방법을 통해 두 LLT변압기간의 전류 불균형 문제를 최소화 할 수 있도록 하였다. 그리고 높이 35mm 시제품을 제작하여 50HD PDP 전원에 적용시켜 검증한 결과를 나타내었다.

• Proceedings of the KIPE Conference
• /
• 2015.07a
• /
• pp.73-74
• /
• 2015

H-브릿지 멀티레벨 인버터에서는 계통 전원과의 절연, 각 인버터 Power Cell에 독립된 전원 공급 등의 목적을 위하여 다권선 변압기가 사용된다. 이러한 변압기를 확장 델타 결선 방법의 위상 천이 변압기로 제작할 경우, 멀티레벨 인버터 입력 전류의 고조파 성분을 감쇄시키고 THD를 개선할 수 있다. 본 논문에서는 H-브릿지 멀티레벨 인버터의 확장 델타 변압기를 설계하고, PSIM으로 구성된 시뮬레이션 모델을 사용하여 변압기의 입력단에서 1차단 고조파 성분이 2차단과 비교하여 감쇄되는 것을 확인하도록 한다.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.14 no.11
• /
• pp.5879-5884
• /
• 2013

With the rapid industrialization and economical development, the electricity demands of the industrial facilities and densely populated large cities are continuing to increase in Korea. The increase in the power consumption requires the extension of power facilities, but it is difficult to secure spaces for equipment installation in the limited space of urban areas. In addition, the 154 kV or 345 kV transmission systems in Korea has a short transmission distance, and are connected to one another in network structures that ensure the high reliability and stability of power supply. This structure reduces the impedance during the fault in power system, and increases the magnitude of in the short circuit fault current. The superconducting fault current limiter (SFCL) was devised to effectively address these existing problems. The SFCL is a new-concept eco-friendly protective device that ensures fast operation and recovery time for the fault current and does not need additional fault detection devices. Therefore, many studies are being conducted around the world. In this paper, based on the wiring method the initial fault current characteristics, current limiting characteristics, according to the incident angle and the change in inductance current limiting characteristics were analyzed in a multifaceted methods.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.16 no.6
• /
• pp.434-440
• /
• 2023

This paper propose the method that measure the main system parameters for current control of a.c. motor adopting the vector control technique. The automatical method that tuning PI control gains for current control of servo motors are used frequently through the information of main system parameters, wire resistance and inductance. In this study, the techniques to measure these two system parameters through the control of 3-phase inverter are presented. These control and measuring method are implemented by measuring output phase current obtained as a results of the step current control using simple proportional feedback input. Moreover, this method use freewheeling current of inverter at special switching mode for measuring inductance. This analytic strategy is could measure and calculate the system parameters without the complex measurement algorithm and new additional measuring circuits. That is could measure the total resistance and total inductance including wiring resistance and conduction resistance of switching devices using real driving circuits to control the motors.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.6 no.3
• /
• pp.223-230
• /
• 2001

This power proposes a new sensorless drive system for the trapezoidal brushless DC motor generally requiring mechanical position or speed sensor. For this an indirect rotor position sensing method from the back emf waveform of non-conducting phase is explained. Back emf waveform of non-conducting is obtained from analysing terminal voltage created by making Y-connection. And an experiment is implemented with a driving system which use 87c196mc microcontroller having a peripheral associated with 3-phase signals and inverter composed of Power MOSFET. The experimental results show the validity and practicality of the proposed sensorless drive.

• Journal of the Microelectronics and Packaging Society
• /
• v.11 no.1
• /
• pp.29-36
• /
• 2004

A flexible packaging scheme, which includes chip packaging, has been developed using a thinned silicon chip. Mechanical characteristics of thinned silicon chips are examined by bending tests and finite element analysis. Thinned silicon chips (t<30 $\mu\textrm{m}$) are fabricated by chemical etching process to avoid possible surface damages on them. And the chips are stacked directly on $Kapton^{Kapton}$film by thermal compressive bonding. The low height difference between the thinned silicon chip and $Kapton^{Kapton}$film allows electroplating for electrical interconnection method. Because the 'Chip' is embedded in the flexible substrate, higher packaging density and wearability can be achieved by maximized usable packaging area.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.22 no.3
• /
• pp.60-67
• /
• 1985

A new glut bel routing technique for gate array is described in this paper. In former global routers the position of pins is considered to be in the center of the cell. So it is impossible to exactly estimate the number of signal lines passing through each channel. As a result, an overflow occurs and the overflow violates 100% wiring in detailed routing pro-cesses. Besides this, there are some problems in former global routers, for example, design time and cost, etc. This paper proposed a new algorithm in which pins ordering is considered to solve these problems. Using this algorithm, a global router is developed. Program experiments show the efficiency of the proposed algorithm.