• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.42 no.8
• /
• pp.674-682
• /
• 2014

Radio Frequency Test Set (RFTS) is essential to verify Telemetry, Command & Ranging (TC&R) RF subsystem of both Low Earth Orbit (LEO) and Geostationary Earth Orbit (GEO) satellite during Assembly Integration & Test (AI&T). The existing RFTS was specialized for each project and needed to be modified for each new satellite. The new design enables RFTS to be used in various projects. The hardware and software was designed considering this and therefore it could be directly used in other projects within a similar test period without modification or inconvenience. It will be also easily controlled, modified, and managed through the extension in modularization according to each function and the use of COTS (commercial on-the-self) and this will improve system reliability. A more reliable RF test measurement is also provided in this new RFTS by using an accurate reference clock signal.

• Journal of Broadcast Engineering
• /
• v.6 no.1
• /
• pp.82-97
• /
• 2001

In this paper, we describe a software implementation of a digital TV stream analyzer that can be used for analyzing and verifying digital TV bitstreams on personal computes. It accepts as input MPEG-2 transport streams (TS's) already stored on hard disks and doesn't require any special hardware. After classifying TS packets into program specific information(PSI) TS section auido, video, program clock reference (PCR) private data and null packets, it displays their contents through a graphic user interface along with the syntax elements of the TS header. Also it displays the decoded I frame nearest in time axis the TS packet currently shown This feature helps pin pointing the specific location of problematic parts in bitstreams. The bitsteam analyzer provides the compliance test of MPEG-2 Systems standard and the data injection functionality with which one can easily insert additional data to existing MPEG-2 bitstreams. Using the resulting system one can produce at low test streams for interactive broadcasting and data broadcasting for laboratory use.

• Journal of KIISE:Software and Applications
• /
• v.34 no.9
• /
• pp.785-796
• /
• 2007

In object-oriented systems, objects are organized in hierarchies such that subtypes Inherit and specialize the structure and the behavior of supertypes. Behavioral compatibility is a very crucial issue to permit the substitution between object types, which supports the extension and evolution of object oriented system. This paper proposes successive methods rule that extending methods rule for checking behavioral compatibility between objects on the basis of their dynamic behaviors expressed in finite state machine which is one of the most frequently used notations for expressing dynamic behaviors of object. Based on the classical methods rule, successive methods rule is used for guarantee behavioral compatibility by checking the traces of two objects. And we describe an algorithm for verifying behavioral compatibility between objects using the successive methods rule.

• Journal of KIISE:Software and Applications
• /
• v.35 no.3
• /
• pp.189-196
• /
• 2008

To build autonomous agents who can make a decision on behalf of humans in time-critical complex environments, the formulation of operational knowledge base could be essential. This paper proposes the methodology of how to formulate the knowledge base and evaluates it in a practical application domain. We analyze threat data received from the multiple sensors of Aircraft Survivability Equipment(ASE) for Korean helicopters, and integrate the threat data into the inductive model through compilation technique which extracts features of the threat data and relations among them. The compiled protocols of state-action rules can be implemented as the brain of the ASE. They can reduce the amounts of reasoning, and endow the autonomous agents with reactivity and flexibility. We report experimental results that demonstrate the distinctive and predictive patterns of threats in simulated battlefield settings, and show the potential of compilation methods for the successful detection of threat systems.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.6A
• /
• pp.690-696
• /
• 2004

Advanced Television Systems Committee (ATSC) -A/90, which is a standard for terrestrial data transmission in Korea, defines synchronized data that has a strong timing association with a separate Program Element. It is classified as synchronized streaming data that is carried in packetized elementary stream (PES) packets or a synchronized non-streaming data that shall be carried in digital storage media command and control (DSM-CC) section. In this paper, we study the design and verification of synchronized streaming data processing algorithm based on ATSC -A/90. We designed a parser and a player for the algorithm development. The received PES packet including synchronized streaming data is parsed in the parser. The parsed synchronized streaming data is synchronized and displayed by player. Finally, we ascertained that STB was working properly with MPEG-2 transport stream (TS) containing synchronized streaming data, as the proposed algorithm is implemented on a set-top box.

• Journal of The Korean Association of Information Education
• /
• v.21 no.6
• /
• pp.619-627
• /
• 2017

The purpose of this study is to verify the effectiveness of the Development-oriented model (Discovery-Design-Development: DDD) for developing students' Computational Thinking skills in software education. DDD is a class model that learns the process of developing SW to solve real-life problems through three stages of Discovery, Design, and Development. In order to verify the effectiveness of the DDD, first grade students at G university who did not have SW education class were tested. As a result, the students who experienced SW development through DDD maintained the learning motivation of SW education before and after, especially the confidence area increased significantly. In addition, students also noted that the Design phase was particularly helpful in improving CT abilities and the DDD was a significant help in understanding of decomposition and algorithms.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.10 s.352
• /
• pp.68-73
• /
• 2006

This, paper proposes a cosimulation methodology that results in an efficient SoC design as well as fast verification by integrating HDL, SystemC, and algorithm-level abstraction using the design tools Active-HDL and Matlab's Simulink. To demonstrate the proposed design methodology, we implemented the design technique on a serial connection multi-channel speaker system. We have demonstrated the proposed cosimulation method utilizing an ARM processor based SoC Master board with the AMBA bus interface and a Xilinx Vertex4 FPGA. The proposed method has the advantage of simultaneous simulation verification of both software and hardware parts in high levels of abstraction mixed with some performance critical parts in more concrete RTL codes. This allows relatively fast and easy design of a speaker connection system which typically requires significant amount of data processing for verification.

• The Journal of The Korea Institute of Intelligent Transport Systems
• /
• v.17 no.5
• /
• pp.188-199
• /
• 2018

In this study a novel dynamic lane-level location referencing method(LLRM) was developed. The terminologies were defined and the prerequisites were suggested for the LLRM. Then, the logical and physical data formats were proposed, followed by the development of encoding and decoding algorithms. To conduct a performance test of the proposed method, two different high precision digital maps were prepared as well as an evaluation tool. The test results demonstrated that the proposed method works perfectly in terms of accuracy. The processing speed and the data size were found to be less efficient, but it is expected that the defect would be compensated soon enough due to the fast growing technology of ICT and computer hardwares.

• Convergence Security Journal
• /
• v.12 no.4
• /
• pp.25-31
• /
• 2012

The SSE-CMM model is how to verify the level of information protection as a process-centric information security products, systems and services to develop the ability to assess the organization's development. The CMM is a model for software developers the ability to assess the development of the entire organization, improving the model's maturity level measuring. However, this method of security engineering process improvement and the ability to asses s the individual rather than organizational level to evaluate the ability of the processes are stopped. In this research project based on their existing research information from the technical point of view is to define the maturity level of protection. How to diagnose an information security vulnerabilities, technical security system, verification, and implementation of technical security shall consist of diagnostic status. The proposed methodology, the scope of the work place and the current state of information systems at the level of vulnerability, status, information protection are implemented to assess the level of satisfaction and function. It is possible that measures to improve information security evaluation based on established reference model as a basis for improving information security by utilizing leverage.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.13 no.2
• /
• pp.293-298
• /
• 2009

In this contribution, a 193-bit elliptic curve cryptography coprocessor was implemented on an FPGA board. Optimized algorithms and numerical expressions which had been verified through C program simulation, should be analyzed again with HDL (hardware description language) such as Verilog, so that the verified ones could be modified to be applied directly to hardware implementation. The reason is that the characteristics of C programming language design is intrinsically different from the hardware design structure. The hardware IP which was double-checked in view of hardware structure together with algoritunic verification, was implemented on the Altera CycloneII FPGA device equipped with ARM9 microprocessor core, to a real chip prototype, using Altera embedded system development tool kit. The implemented finite field calculation IPs can be used as library modules as Elliptic Curve Cryptography finite field operations which has more than 193 bit key length.