• 제목/요약/키워드: $Al_2O_3$ passivation layer

검색결과 72건 처리시간 0.037초

다중 박막을 이용한 태양전지 제작 및 특성 평가

  • 유정재;민관홍;연제민;찬타솜바스 시사바이;김광호
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2013년도 제45회 하계 정기학술대회 초록집
    • /
    • pp.306-306
    • /
    • 2013
  • p-type Si(100)기판위에 Al2O3 박막을 증착하고 Si/SiO2 박막을 연속 증착하여 태양전지를 제작하였다. Si/SiO2 박막을 연속으로 증착하면 양자 구속이 일어나고 이로 인한 유효밴드 갭이 증가하게 되고, tunnel effect와 계면에서의 passivation 효과를 기대할 수 있다. 이런 효과들을 이용하여 고효율 태양전지를 기대 할 수 있다. 본 연구에서는 Remote Plasma Atomic Layer Deposition(RPALD)를 이용하여 Al2O3를 증착하였고 RF-Magnetron Sputter와 e-beam Evaporator 장비를 이용하여 Si/SiO2을 증착하였다. 전극으로는 Ti/Ag와 Al을 이용하였다. Solar simulator 장비를 이용하여 cell의 전기적 특성 평가를 평가하였고(Fig. 1) QE 측정장비를 통해 파장대의 따른 광학적 측정을 하였다(Fig. 2). ellipsometer 장비와 ${\alpha}$-step 장비로 박막과 전극의 두께를 측정하였고 4-point prove 장비를 이용하여 면저항, 저항율을 측정 평가하였다. 또한 I-V, C-V 측정 결과 터널링 현상이 일어나는 것을 확인 하였으며, Si/SiO2 다중 박막을 연속 증착 할수록 cell 효율이 더 좋게 나온다는 것을 확인하였다.

  • PDF

유연성 광전도 CdS 박막의 증착조건에 따른 전기적 특성 및 신뢰성 평가 연구 (Electrical Properties and Reliability of the Photo-conductive CdS Thin Films for Flexible Opto-electronic Device Applications)

  • 허성기;조현진;박경우;안준구;윤순길
    • 한국전기전자재료학회논문지
    • /
    • 제22권12호
    • /
    • pp.1023-1027
    • /
    • 2009
  • Cadmium sulfide (CdS) thin film for flexible optical device applications were prepared at $H_2/(Ar+H_2)$ flow ratios on polyethersulfon (PES) flexible polymer substrates at room temperature by radio frequency magnetron sputtering technique. The CdS thin films deposited at room temperature showed a (002) preferred orientation and the smooth surface morphologies. Films deposited at a hydrogen flow ratio of 25% exhibited a photo- and dark-sheet resistance of about 50 and $2.7\;{\times}\;10^5\;{\Omega}/square$, respectively. From the result of the bending test, CdS films exhibit a strong adhesion with the PES polymer substrates and the $Al_2O_3$ passivation layer deposited on the CdS films only shows an increase of the resistance of 8.4% after exposure for 120 h in air atmosphere.

III-V 화합물 반도체 Interface Passivation Layer의 원자층 식각에 관한 연구

  • 강승현;민경석;김종규;염근영
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2013년도 제44회 동계 정기학술대회 초록집
    • /
    • pp.198-198
    • /
    • 2013
  • Metal-Oxide-Semiconductor (MOS)에서 사용되는 다양한 channel materials로 high electron mobility을 가지는 III-V compound semiconductor가 대두되고 있다 [1,2]. 하지만 이러한 III-V compound semiconductor는 Si에 비해 안정적인 native oxide가 부족하기 때문에 Si, Ge, Al2O3과 BeO 등과 같은 다양한 물질들의 interface passivation layers (IPLs)에 대한 연구가 많이 되고 있다. 이러한 IPLs 물질은 0.5~1.0 nm의 매우 얇은 physical thickness를 가지고 있고 또한 chemical inert하기 때문에 플라즈마 식각에 대한 연구가 되고 있지만 IPLs 식각 후 기판인 III-V compound semiconductor에 physical damage과 substrate recess를 줄이기 위해서 높은 선택비가 필요하다. 이러한 식각의 대안으로 원자층 식각이 연구되고 있으며 이러한 원자층 식각은 반응성 있는 BCl3의 adsorption과 low energy의 Ar bombardment로 desorption으로 self-limited한 one monolayer 식각을 가능하게 한다. 그러므로 본 연구에서는, III-V compound semiconductor 위에 IPLs의 adsorption과 desorption의 cyclic process를 이용한 원자층식각으로 다양한 물질인 SiO2, Al2O3 (self-limited one monolayer etch rate=about 1 ${\AA}$/cycle), BeO (self-limited one monolayer etch rate=about 0.75 ${\AA}$/cycle)를 얻었으며 그 결과 precise한 etch depth control로 minimal substrate recess 식각을 할 수 있었다.

  • PDF

금속 CMP 공정에서 연마제와 슬러리 케미컬에 의한 passivation layer의 연마특성 (Polishing Characteristics of passivation layer by abrasive particles and slurry chemical in the Metal CMP process)

  • 박창준;서용진;이경진;정소영;김상용;이우선
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2003년도 춘계학술대회 논문집 센서 박막재료 반도체 세라믹
    • /
    • pp.45-48
    • /
    • 2003
  • The polishing mechanism of W-CMP process has been reported as the repeated process of passive layer formation by oxidizer and abrasion action by slurry abrasives. Thus, it is important to understand the effect of oxidizer on tungsten passivation layer in order to obtain higher removal rate (RR) and very low non-uniformity (NU%) during W-CMP process. In this paper, we investigated the effects of oxidizer on W-CMP process with three different kinds of oxidizers, such as $H_2O_2$, $Fe(NO_3)_3$, and $KIO_3$. In order to compare the removal rate and non-uniformity of three oxidizers, we used alumina-based slurry of pH 4. According to the CMP tests, three oxidizers showed different removal mechanism on tungsten surface. Also, the microstructures of surface layer by AFM image were greatly influenced by the slurry chemical, composition of oxidizers. The difference in removal rate and roughness of tungsten surface are believed to caused by modification in the mechanical behavior of $Al_2O_3$ abrasive particles in CMP slurry. Our stabilized slurries can be used a guideline and promising method for improved W-CMP process.

  • PDF

Threshold Voltage Control of Pentacene Thin-Film Transistor with Dual-Gate Structure

  • Koo, Jae-Bon;Ku, Chan-Hoe;Lim, Sang-Chul;Lee, Jung-Hun;Kim, Seong-Hyun;Lim, Jung-Wook;Yun, Sun-Jin;Yang, Yong-Suk;Suh, Kyung-Soo
    • Journal of Information Display
    • /
    • 제7권3호
    • /
    • pp.27-30
    • /
    • 2006
  • This paper presents a comprehensive study on threshold voltage $(V_{th})$ control of organic thin-film transistors (OTFTs) with dual-gate structure. The fabrication of dual-gate pentacene OTFTs using plasma-enhanced atomic layer deposited (PEALD) 150 nm thick $Al_{2}O_{3}$ as a bottom gate dielectric and 300 nm thick parylene or PEALD 200 nm thick $Al_{2}O_{3}$ as both a top gate dielectric and a passivation layer was investigated. The $V_{th}$ of OTFT with 300 nm thick parylene as a top gate dielectric was changed from 4.7 V to 1.3 V and that with PEALD 200 nm thick $Al_{2}O_{3}$ as a top gate dielectric was changed from 1.95 V to -9.8 V when the voltage bias of top gate electrode was changed from -10 V to 10 V. The change of $V_{th}$ of OTFT with dual-gate structure was successfully investigated by an analysis of electrostatic potential.

Threshold Voltage control of Pentacene Thin-Film Transistor with Dual-Gate Structure

  • Koo, Jae-Bon;Ku, Chan-Hoe;Lim, Sang-Chul;Lee, Jung-Hun;Kim, Seong-Hyun;Lim, Jung-Wook;Yun, Sun-Jin;Yang, Yong-Suk;Suh, Kyung-Soo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2006년도 6th International Meeting on Information Display
    • /
    • pp.1103-1106
    • /
    • 2006
  • We have presented a comprehensive study on threshold voltage $(V_{th})$ control of organic thin-film transistors (OTFTs) with dual-gate structure. The fabrication of dual-gate pentacene OTFTs using plasma-enhanced atomic layer deposited (PEALD) 150 nm thick $Al_2O_3$ as a bottom gate dielectric and 300 nm thick parylene or PEALD 200 nm thick $Al_2O_3$ as both a top gate dielectric and a passivation layer is reported. The $V_{th}$ of OTFT with 300 nm thick parylene as a top gate dielectric is changed from 4.7 V to 1.3 V and that with PEALD 200 nm thick $Al_2O_3$ as a top gate dielectric is changed from 1.95 V to -9.8 V when the voltage bias of top gate electrode is changed from -10 V to 10 V. The change of $V_{th}$ of OTFT with dual-gate structure has been successfully understood by an analysis of electrostatic potential.

  • PDF

실리콘 태양전지 제조공정과 열화의 상관관계 분석 (Analysis of Correlation Between Silicon Solar Cell Fabrication Steps and Possible Degradation)

  • 차예원;;이준신
    • 한국전기전자재료학회논문지
    • /
    • 제36권1호
    • /
    • pp.16-22
    • /
    • 2023
  • In a solar cell, degradation refers to the decrease in performance parameters caused by defects originated due to various causes. During the fabrication process of solar cells, degradation is generally related to the processes such as passivation or firing. There exist sources of many types of degradation; however, the exact cause of Light and elevated Temperature Induced Degradation (LeTID) is yet to be determined. It is reported that the degradation and the regeneration occur due to the recombination of hydrogen and an arbitrary substance. In this paper, we report the deposition of Al2O3 and SiNX on silicon wafers used in the Passivated Emitter and Rear Contact (PERC) solar structure and its degradation pattern. A higher degradation rate was observed in the sample with single layer of Al2O3 only, which indicates that the degradation is affected by the presence or the absence of a passivation thin film. In order to alleviate the degradation, optimization of different steps should be carried out in consideration of degradation in the solar cell fabrication process.

Guard Ring 구조에 따른 β-산화갈륨(β-Ga2O3) 전력 SBDs의 전기적 특성 비교 (Comparison of Electrical Properties of β-Gallium Oxide (β-Ga2O3) Power SBDs with Guard Ring Structures)

  • 이훈기;조규준;장우진;문재경
    • 한국전기전자재료학회논문지
    • /
    • 제37권2호
    • /
    • pp.208-214
    • /
    • 2024
  • This reports the electrical properties of single-crystal β-gallium oxide (β-Ga2O3) vertical Schottky barrier diodes (SBDs) with a different guard ring structure. The vertical Schottky barrier diodes (V-SBDs) were fabricated with two types guard ring structures, one is with metal deposited on the Al2O3 passivation layer (film guard ring: FGR) and the other is with vias formed in the Al2O3 passivation layer to allow the metal to contact the Ga2O3 surface (metal guard ring: MGR). The forward current values of FGR and MGR V-SBD are 955 mA and 666 mA at 9 V, respectively, and the specific on-resistance (Ron,sp) is 5.9 mΩ·cm2 and 29 mΩ·cm2. The series resistance (Rs) in the nonlinear section extracted using Cheung's formula was 6 Ω, 4.8 Ω for FGR V-SBD, 10.7 Ω, 6.7 Ω for MGR V-SBD, respectively, and the breakdown voltage was 528 V for FGR V-SBD and 358 V for MGR V-SBD. Degradation of electrical characteristics of the MGR V-SBD can be attributed to the increased reverse leakage current caused by the guard ring structure, and it is expected that the electrical performance can be improved by preventing premature leakage current when an appropriate reverse voltage is applied to the guard ring area. On the other hand, FGR V-SBD shows overall better electrical properties than MGR V-SBD because Al2O3 was widely deposited on the Ga2O3 surface, which prevent leakage current on the Ga2O3 surface.

CdTe/CdHgTe 코어쉘 나노입자를 이용한 P채널 전계효과박막트렌지스터의 전기적특성 (Electrical characteristics of Field Effect Thin Film Transistors with p-channels of CdTe/CdHgTe Core-Shell Nanocrystals)

  • 김동원;조경아;김현석;김상식
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2006년도 제37회 하계학술대회 논문집 C
    • /
    • pp.1341-1342
    • /
    • 2006
  • Electrical characteristics of field-effect thin film transistors (TFTs) with p-channels of CdTe/CdHgTe core-shell nanocrystals are investigated in this paper. For the fabrication of bottom- and top-gate TFTs, CdTe/CrHgTe nanocrystals synthesized by colloidal method are first dispersed on oxidized p+ Si substrates by spin-coating, the dispersed nanoparticles are sintered at $150^{\circ}C$ to form the channels for the TFTs, and $Al_{2}O_{3}$ layers are deposited on the channels. A representative bottom-gate field-effect TFT with a bottom-gate $SiO_2$ layer exhibits a mobility of $0.21cm^2$/ Vs and an Ion/Ioff ratio of $1.5{\times}10^2$ and a representative top-gate field-effect TFT with a top-gate $Al_{2}O_{3}$ layer provides a field-effect mobility of $0.026cm^2$/ Vs and an Ion/Ioff ratio of $2.5{\times}10^2$. $Al_{2}O_{3}$ was deposited for passivation of CdTe/CdHgTe core-shell nanocrystal layer, resulting in enhanced hole mobility, Ior/Ioff ratio by 0.25, $3{\times}10^3$, respectively. The CdTe/CdHgTe nanocrystal-based TFTs with bottom- and top gate geometries are compared in this paper.

  • PDF

High Quality Nano Structured Single Gas Barrier Layer by Neutral Beam Assisted Sputtering (NBAS) Process

  • Jang, Yun-Sung;Lee, You-Jong;Hong, Mun-Pyo
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2012년도 제43회 하계 정기 학술대회 초록집
    • /
    • pp.251-252
    • /
    • 2012
  • Recently, the growing interest in organic microelectronic devices including OLEDs has led to an increasing amount of research into their many potential applications in the area of flexible electronic devices based on plastic substrates. However, these organic devices require a gas barrier coating to prevent the permeation of water and oxygen because organic materials are highly susceptible to water and oxygen. In particular, high efficiency OLEDs require an extremely low Water Vapor Transition Rate (WVTR) of $1{\times}10^{-6}g/m^2$/day. The Key factor in high quality inorganic gas barrier formation for achieving the very low WVTR required ($1{\times}10^{-6}g/m^2$/day) is the suppression of defect sites and gas diffusion pathways between grain boundaries. In this study, we developed an $Al_2O_3$ nano-crystal structure single gas barrier layer using a Neutral Beam Assisted Sputtering (NBAS) process. The NBAS system is based on the conventional RF magnetron sputtering and neutral beam source. The neutral beam source consists of an electron cyclotron Resonance (ECR) plasma source and metal reflector. The Ar+ ions in the ECR plasma are accelerated in the plasma sheath between the plasma and reflector, which are then neutralized by Auger neutralization. The neutral beam energies were possible to estimate indirectly through previous experiments and binary collision model. The accelerating potential is the sum of the plasma potential and reflector bias. In previous experiments, while adjusting the reflector bias, changes in the plasma density and the plasma potential were not observed. The neutral beam energy is controlled by the metal reflector bias. The NBAS process can continuously change crystalline structures from an amorphous phase to nano-crystal phase of various grain sizes within a single inorganic thin film. These NBAS process effects can lead to the formation of a nano-crystal structure barrier layer which effectively limits gas diffusion through the pathways between grain boundaries. Our results verify the nano-crystal structure of the NBAS processed $Al_2O_3$ single gas barrier layer through dielectric constant measurement, break down field measurement, and TEM analysis. Finally, the WVTR of $Al_2O_3$ nano-crystal structure single gas barrier layer was measured to be under $5{\times}10^{-6}g/m^2$/day therefore we can confirm that NBAS processed $Al_2O_3$ nano-crystal structure single gas barrier layer is suitable for OLED application.

  • PDF