Journal of Power Electronics

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

A normalized compensation method for voltage nonlinearity of three-level ANPC inverter

  • Juyeon Lee (Department of Electronics and Electrical Engineering, Dankook University) ;
  • June‑Seok Lee (Department of Electronics and Electrical Engineering, Dankook University)
  • Received : 2024.04.16
  • Accepted : 2024.05.28
  • Published : 2024.08.20
⟨ Previous Next ⟩

Abstract

This paper proposes a normalized compensation method for voltage nonlinearity of the three-level active neutral point clamped (3L ANPC) inverter. The operation of the 3L ANPC inverter includes the voltage nonlinearity caused by voltage errors, which are induced by the nonlinear components of switching devices and their operations. Since this voltage nonlinearity seriously distorts the phase current, it must be compensated to improve the quality of power conversion. For the 3L ANPC inverter, however, the voltage nonlinearity varies depending on the topology and modulation scheme, as well as the power factor of the system. Although many conventional methods have been proposed, these methods do not fully deal with the factors affecting the voltage nonlinearity. In this paper, a normalized compensation method for the voltage nonlinearity considering the characteristics of the 3L ANPC inverter and the power factor of the system is proposed. Two general topologies and modulation schemes of the 3L ANPC inverter are discussed in this paper, and the voltage nonlinearity is analyzed to derive the compensation components. By executing the compensation based on these analyses, the proposed method ensures its performance remains consistent across operating conditions, and is simply implemented. The effectiveness of the proposed method is verified by experimental results.

Keywords

Acknowledgement

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. 2022R1F1A1074316), and by Korea Institute for Advancement of Technology (KIAT) grant funded by the MOTIE 'The Competency Development Program for Industry specialist' (Foster R&D specialist of parts for eco-friendly vehicle (xEV), No. P0017120).

References

  1. Bruckner, T., Bemet, S.: Loss balancing in three-level voltage source inverters applying active NPC switches. In: Proceedings of IEEE 32nd Annual Power Electronics Specialists Conference, vol. 2, pp. 1135-1140. (2001)
  2. He, J., Zhang, D., Pan, D.: PWM strategy for MW-scale "SiC+Si" ANPC converter in aircraft propulsion applications. IEEE Trans. Ind. Appl. 57(3), 3077-3086 (2021) https://doi.org/10.1109/TIA.2020.3001880
  3. Belkhode, S., Shukla, A., Doolla, S.: Enhanced hybrid active-neutral-point-clamped converter with optimized loss distribution-based modulation scheme. IEEE Trans. Power Electron. 36(3), 3600-3612 (2021) https://doi.org/10.1109/TPEL.2020.3018434
  4. Jiao, Y., Lee, F.C.: New modulation scheme for three-level active neutral-point-clamped converter with loss and stress reduction. IEEE Trans. Ind. Electron. 62(9), 5468-5479 (2015) https://doi.org/10.1109/TIE.2015.2405505
  5. Feng, Z., Zhang, X., Yu, S., Zhuang, J.: Comparative study of 2SiC&4Si hybrid configuration schemes in ANPC inverter. IEEE Access 8, 33934-33943 (2020) https://doi.org/10.1109/ACCESS.2020.2974554
  6. Woldegiorgis, D., Wu, Y., Wei, Y., Mantooth, H.A.: A high efficiency and low cost ANPC inverter using hybrid Si/SiC switches. IEEE Open J. Ind. Appl. 2, 154-167 (2021) https://doi.org/10.1109/OJIA.2021.3091549
  7. Guan, Q.-X., et al.: An extremely high efficient three-level active neutral- point-clamped converter comprising SiC and Si hybrid power stages. IEEE Trans. Power Electron. 33(10), 8341-8352 (2018) https://doi.org/10.1109/TPEL.2017.2784821
  8. Zhang, L., et al.: Evaluation of different Si/SiC hybrid three-level active NPC inverters for high power density. IEEE Trans. Power Electron. 35(8), 8224-8236 (2020)
  9. Bruckner, T., Bernet, S., Guldner, H.: The active NPC converter and its loss-balancing control. IEEE Trans. Ind. Electron. 52(3), 855-868 (2005) https://doi.org/10.1109/TIE.2005.847586
  10. Floricau, D., Floricau, E., Gateau, G.: Three-level active NPC converter: PWM strategies and loss distribution. In: Proceedings of IEEE 34th Annual Conference of IEEE Industrial Electronics, pp. 3333-3338. (2008)
  11. Hong, S.-J., Shin, S.-C., Kim, H.-S., Won, C.-Y.: Dead-time compensation and realization method for 3-level NPC inverter. In: Proceedings of IEEE Conference and Expo Transportation Electrification Asia-Pacific (ITEC Asia-Pacific), pp. 1-5. (2014)
  12. Kan, Y., Hyun, S.-W., Hong, S.-J., Won, C.-Y.: Zero dead-time PWM implementation method for reducing total harmonic distortion in 3-level NPC inverter. In: Proceedings of IEEE International Conference on Electrical Machines and Systems. (ICEMS), pp. 1069-1073. (2015)
  13. Leggate, D., Kerkman, R.: Pulse-based dead-time compensator for PWM voltage inverters. IEEE Trans. Ind. Electron. 44(2), 191-197 (1997) https://doi.org/10.1109/41.564157
  14. Rathnayake, D.B. et al.: An enhanced pulse-based dead-time compensation technique for PWM-VSI drives. In: Proceedings of International Conference on Industrial and Information Systems, pp. 1-5. (2015)
  15. Weerakoon, D.B.R., Sandaruwan, B.L.L., De Silva, R.T.T., Abeyratne, S.G., Rathnayake, D.B.: A novel dead-time compensation scheme for PWM VSI drives. In: Proceedings of International Conference on Information and Automation for Sustainability. (ICIAS), pp. 1-6. (2016)
  16. Shen, Z., Jiang, D.: Dead-time effect compensation method based on current ripple prediction for voltage-source inverters. IEEE Trans. Power Electron. 34(1), 971-983 (2019) https://doi.org/10.1109/TPEL.2018.2820727
  17. Munoz, A., Lipo, T.: On-line dead-time compensation technique for open-loop PWM-VSI drives. IEEE Trans. Power Electron. 14(4), 683-689 (1999) https://doi.org/10.1109/63.774205
  18. Sukegawa, T., Kamiyama, K., Mizuno, K., Matsui, T., Okuyama, T.: Fully digital, vector-controlled PWM VSI-fed AC drives with an inverter dead-time compensation strategy. IEEE Trans. Ind. Appl. 27(3), 552-559 (1991) https://doi.org/10.1109/28.81841
  19. Park, C.-S., Jung, T.-U.: Online dead time effect compensation algorithm of PWM inverter for motor drive using PR controller. J. Electr. Eng. Technol. 12(3), 1137-1145 (2017) https://doi.org/10.5370/JEET.2017.12.3.1137
  20. Han, S.H., Jo, T.H., Park, J.H., Kim, H.G.: Dead time compensation for grid-connected PWM inverter. In: Proceedings of 8th International Conference on Power Electronics, pp. 876-881. (2011)
  21. Xiao, F., Dong, L., Khahro, S.F., Huang, X., Liao, X.: A smooth LVRT control strategy for single-phase two-stage grid-connected PV inverters. J. Power Electron. 15(3), 806-818 (2015) https://doi.org/10.6113/JPE.2015.15.3.806
  22. Kwak, R., Lee, J.-H., Lee, K.-B.: Active frequency drift method for islanding detection applied to micro-inverter with uncontrollable reactive power. J. Power Electron. 16(5), 1918-1927 (2016) https://doi.org/10.6113/JPE.2016.16.5.1918
  23. Huang, S., Luo, J.: Multi-function distributed generation with active power filter and reactive power compensator. J. Power Electron. 18(6), 1855-1865 (2018) https://doi.org/10.6113/JPE.2018.18.6.1855