Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Small-Area MTP Memory Based on a BCD Process

BCD 공정 기반 저면적 MTP 설계

  • Soonwoo Kwon (Dept. of Electronic Engineering, Changwon National University) ;
  • Li Longhua (Dept. of Electronic Engineering, Changwon National University) ;
  • Dohoon Kim (Dept. of Electronic Engineering, Changwon National University) ;
  • Panbong Ha (Dept. of Electronic Engineering, Changwon National University) ;
  • Younghee Kim (Dept. of Electronic Engineering, Changwon National University)
  • Received : 2024.03.07
  • Accepted : 2024.03.26
  • Published : 2024.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

PMIC chips based on a BCD process used in automotive semiconductors require multi-time programmable (MTP) intellectual property (IP) that does not require additional masks to trim analog circuits. In this paper, MTP cell size was reduced by about 18.4% by using MTP cells using PMOS capacitors (PCAPs) instead of NMOS capacitors (NCAPs) in MTP cells, which are single poly EEPROM cells with two transistors and one MOS capacitor for small-area MTP IP design. In addition, from the perspective of MTP IP circuit design, the two-stage voltage shifter circuit is applied to the CG drive circuit and TG drive circuit of MTP IP design, and in order to reduce the area of the DC-DC converter circuit, the VPP (=7.75V), VNN (=-7.75V) and VNNL (=-2.5V) charge pump circuits using the charge pumping method are placed separately for each charge pump.

차량용 반도체에서 사용되는 BCD 공정 기반의 PMIC 칩은 아날로그 회로를 트리밍하기 위해 추가 마스크가 필요없는 MTP(Multi-Time Programmable) IP(Intellectual Property)를 요구한다. 본 논문에서는 저면적 MTP IP 설계를 위해 2개의 트랜지스터와 1개의 MOS 커패시터를 갖는 single poly EEPROM 셀인 MTP 셀에서 NCAP(NMOS Capacitor) 대신 PCAP(PMOS Capacitor)을 사용한 MTP 셀을 사용하여 MTP 셀 사이즈를 18.4% 정도 줄였다. 그리고 MTP IP 회로 설계 관점에서 MTP IP 설계의 CG 구동회로와 TG 구동회로에 2-stage voltage shifter 회로를 적용하였고, DC-DC 변환기 회로의 면적을 줄이기 위해 전하 펌핑 방식을 사용하는 VPP(=7.75V), VNN(=-7.75V)와 VNNL(=-2.5V) 전하 펌프 회로에서 각각의 전하 펌프마다 별도로 두고 있는 ring oscillator 회로를 하나만 둔 회로를 제안하였으며, VPPL(=2.5V)은 전하펌프 대신 voltage regulator 회로를 사용하는 방식을 제안하였다. 180nm BCD 공정 기반으로 설계된 4Kb MTP IP 사이즈는 0.493mm2이다.

Keywords

Acknowledgement

This research is financially supported by Changwon National University in 2023~2024.

References

  1. KSIA, "Current Status of China's Automotive Semiconductor Industry," 2022.
  2. J. H. Lee et al., "Automotive semiconductors, Need to create opportunities with choice and focus," vol.53, 2021.
  3. H. S. Chun et al., "Supply Chain Ecosystem of Automotive Chip," ETRI Electronics and Telecommunications Trends, pp.1-11, 2021. DOI: 10.22648/ETRI.2021.J.360301
  4. Y. K Ha et al, "Deign of Zero-Layer FTP Memory IP," JKIIECT, pp.742-749, 2018. DOI: 10.17661/jkiiect.2018.11.6.742
  5. Hwang-Soo Chun "Market Outlook and Domestic and Global Development Trend for Power Semiconductor," IITA Weekly Technology Trends, June 2009.
  6. Claudio Contiero et al., "Characteristics and Applications of a 0.6㎛ Bipolar-CMOS-DMOS Technology combining VLSI Non-Volatile Memories," Technical Digest of IEDM, pp.465-468, 1996. DOI: 10.1109/IEDM.1996.553627
  7. Yu Yi-ning et al., "Design of 256 bit Single-Poly MTP Memory Based on BCD Process," Journal of Central South University, pp.3460-3467, 2012. DOI: 10.1007/s11771-012-1430-6
  8. Y. K. Kim et al., "Design of Multi-time Programmable Memory for PMICs," ETRI Journal, vol.37, no.6, pp.1188-1198, 2015. DOI: 10.4218/etrij.15.0114.1428
  9. Heon Park, Design of EEPROM IP for Power Management IC, PhD Thesis, Changwon National University, 2017.
  10. Y. Roizin et al., 2009IEEE International Memory Workshop 2009, pp.1-2, 2009.
  11. F. Torricelli et al., "Half-MOS Based Single-Poly EEPROM Cell with Program and Erase Bit Granularity," IEEE Electron Device Letters, vol.34, no.12, pp.1509-1511, 2013. DOI: 10.1109/LED.2013.2285258
  12. L. Milani et al., "Single-Poly-EEPROM Cell in Standard CMOS Process for Medium-Density Applications," IEEE Transactions on Electron Devices, vol.62, no.10, pp.3237-3243, 2015. DOI: 10.1109/TED.2015.2461660
  13. Y. H. Kim, Single Poly EEPROM Memory, Korean Patent 10-1357847, Feb. 5, 2014.
  14. https://www.everythingrf.com/community/what-is-aec-q100-qualification.
  15. Y. H. Kim et al., "Design of a Large-density MTP IP," Journal of IKEEE, pp.161-169, 2020. DOI: 10.7471/ikeee.2020.24.1.161
  16. D. H. Kim, Design of Single Poly MTP IP Based on 90nm BCD Process, MS Thesis, Changwon National University, 2024.
  17. S. W. Kwon, Design of Single Poly MTP IP based on 180nm BCD process for Automotive Application, MS Thesis, Changwon National University, 2024.