Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

LDO regulator with improved regulation characteristics using gate current sensing structure

게이트 전류 감지 구조를 이용한 향상된 레귤레이션 특성의 LDO regulator

  • Jun-Mo Jung (Dept. of Electronics Engineering, SeoKyeong University)
  • Received : 2023.09.08
  • Accepted : 2023.09.25
  • Published : 2023.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

The gate current sensing structure was proposed to more effectively control the regulation of the output voltage when the LDO regulator occurs in an overshoot or undershoot situation. In a typical existing LDO regulator, the regulation voltage changes when the load current changes. However, the operation speed of the pass transistor can be further improved by supplying/discharging the gate terminal current in the pass transistor using a gate current sensing structure. The input voltage of the LDO regulator using the gate current sensing structure is 3.3 V to 4.5 V, the output voltage is 3 V, and the load current has a maximum value of 250 mA. As a result of the simulation, a voltage change value of about 12 mV was confirmed when the load current changed up to 250 mA.

게이트 전류 감지 구조는 LDO 레귤레이터가 오버슈트 또는 언더슈트 상황 발생 시 출력전압의 레귤레이션을 보다 효과적으로 제어하기 위해 제안되었다. 기존의 전형적인 LDO 레귤레이터는 부하전류가 변화할 때 레귤레이션 전압 변화가 발생한다. 하지만 게이트 전류 감지 구조를 이용하여 패스 트랜지스터에 있는 게이트 단자 전류를 공급/방전 함으로 인해 패스 트랜지스터의 동작 속도를 더욱 향상시킬 수 있다. 게이트 전류 감지 구조를 이용한 LDO 레귤레이터의 입력전압은 3.3 V ~ 4.5 V 이며 출력 전압은 3 V이고 부하 전류는 최대 250 mA의 값을 갖는다. 시뮬레이션 결과, 부하 전류가 250 mA 까지 변화할 때 약 9 mV의 전압 변화 값을 확인하였다.

Keywords

Acknowledgement

This Reserch was supported by Seokyeong University in 2023.

References

  1. Amir Nakhlestan, et al.: "Low-Power AreaEfficient LDO With Loop-Gain and Bandwidth Enhancement Using Non-Dominant Pole Movement Technique for IoT Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, 2021. DOI: 10.1109/TCSII.2020.3013646
  2. Yong-Seo Koo, et al.: "A design of low-area low drop-out regulator using body bias technique," IEICE Electronics Express 10, Vol.0, No.19, 2013. DOI: 10.1587/elex.10.20130300
  3. Xiaofei Ma, et al.: "A Fully Integrated LDO With 50-mV Dropout for Power Efficiency Optimization," IEEE Transactions on Circuits and Systems II: Express Briefs, 2020. DOI: 10.1109/TCSII.2019.2919665
  4. Yan Lu, et al.: "A Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power Supply Rejection," IEEE Transactions on Circuits and Systems I: Regular Papers, 2015. DOI: 10.1109/TCSI.2014.2380644
  5. Sang wook Kwon, et al.: "Design of current detection LDO regulator with silicon controlled rectifier based electrostatic discharge protection circuit to provide optimized voltage and power for system-on-chip applications," Electronics Letters, Vol.58, No.19, 2022. DOI: 10.1049/ell2.12577
  6. Sang wook Kwon, et al.: "Design of capacitorless LDO regulator with SCR-based ESD protection using dual push-pull stage," International Journal of Electronics, 2022. DOI: 10.1080/00207217.2022.2118847
  7. Sang-Wook Kwon, et al.: "Design of LDO Regulator With High Reliability ESD Protection Circuit Using Analog Current Switch Structure for 5-V Applications," IEEE Access, vol.11, 2023. DOI: 10.1109/ACCESS.2023.3267162