Acknowledgement
This work was supported by the Technology Innovation Program (or Industrial Strategic Technology Development Program-Korea Collaborative & High-tech Initiative for Prospective Semiconductor Research) ("RS-2023-00200000", Development of Wireless Charging SoC with built-in Ultra-Small, High-Robustness ESD Protection Circuit for Wearable Devices) funded By the Ministry of Trade, Industry & Energy(MOTIE, Korea)(1415187474)" and by the National Research Foundation of Korea(NRF) grant funded by the Korea government Ministry of Education (NRF-2021R1F1A1049866).
References
- M. D. Ker and C. C. Yen, "Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latch up-Like Failure During System-Level ESD Test," IEEE J.Solid-State Circuits, vol.43, no.11, pp.2533-2545. 2008. DOI: 10.1109/JSSC.2008.2005451
- Albert Z. H. Wang, "On-Chip ESD Protection for Integrated Circuits 2nd ed," Springer, 2002. DOI: 10.1007/b117005
- Sang-Wook Kwon, et al.: "Design of LDO Regulator With High Reliability ESD Protection Circuit Using Analog Current Switch Structure for 5-V Applications," IEEE Access, vol.11, pp.37472-37482, 2023. DOI: 10.1109/ACCESS.2023.3267162
- Y. Koo, K. Lee, K. Kim, and J. Kwon, "Design of SCR based ESD protection device for power clamp using deepsubmicron CMOS technology," Microelectron. J., vol.40, no.6, pp.1007-1012, 2009. DOI: 10.1016/j.mejo.2009.01.001
- M.-D. Ker and S.-H. Chen, "Implementation of initial-on ESD protection concept with PMOS triggered SCR devices in deep-submicron CMOS technology," IEEE J. Solid-State Circuits, vol.42, no.5, pp.1158-1168, 2007. https://doi.org/10.1109/JSSC.2007.894823
- O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes, and H.van Zwol, "ESD protection for high-voltage CMOS technologies," in Proc. EOS/ESD Symp., pp.77-86. 2006.