Acknowledgement
This research was supported by "Regional Innovation Strategy (RIS)" through the National Research Foundation of Korea(NRF) funded by the Ministry of Education(MOE)(2021RIS-002). The EDA tool was supported by the IC Design Education Center (IDEC), South Korea.
References
- M. J. Lee, K. W. Park, "A mechanism for dependence of refresh time on data pattern in DRAM," IEEE Electron Device Lett., vol.31, no.2, pp.168-170, 2010. DOI: 10.1109/LED.2009.2038243
- M. J. Lee, "A sensing noise compensation bit line sense amplifier for low voltage applications," IEEE J. Solid-State Circuits, vol.46, no.3, pp.690-694, 2011. DOI: 10.1109/JSSC.2010.2102570
- M. T. Bohr, "Nanotechnology goals and challenges for electronic applications," in IEEE Transactions on Nanotechnology, vol.1, no.1, pp. 56-62, 2002. DOI: 10.1109/TNANO.2002.1005426
- T. Hamamoto, S. Sugiura and S. Sawada, "On the retention time distribution of dynamic random access memory (DRAM)," in IEEE Transactions on Electron Devices, vol.45, no.6, pp.1300-1309, 1998. DOI: 10.1109/16.678551
- A. Spessot and H. Oh, "1T-1C Dynamic Random Access Memory Status, Challenges, and Prospects," in IEEE Transactions on Electron Devices, vol.67, no.4, pp.1382-1393, 2020. DOI: 10.1109/TED.2020.2963911
- J. H. Park et al., "Row Hammer Reduction Using a Buried Insulator in a Buried Channel Array Transistor," in IEEE Transactions on Electron Devices, vol.69, no.12, pp.6710-6716, 2022. DOI: 10.1109/TED.2022.3215931
- Y. Sun, X. Liu, N. Wang, J. Jeon, B. Wu and K. Cao, "Trap-Assisted Passing Word Line Leakage and Variable Retention Time in DRAM," 2021 IEEE 4th International Conference on Electronics Technology (ICET), Chengdu, China, 2021, pp. 338-341 DOI: 10.1109/ICET51757.2021.9451059
- S. K. Gautam, S. K. Manhas, A. Kumar and M. Pakala, "Mitigating the Passing Word Line Induced Soft Errors in Saddle Fin DRAM," in IEEE Transactions on Electron Devices, vol.67, no.4, pp. 1902-1905, 2020. DOI: 10.1109/TED.2020.2975758
- E. P. Vandamme, P. Jansen and L. Deferm, "Modeling the subthreshold swing in MOSFET's," in IEEE Electron Device Letters, vol.18, no.8, pp.369-371, 1997. DOI: 10.1109/55.605442
- D. J. Wouters, J. P. Colinge, and H. E. Maes, "Subthreshold slope in thin-film SOI MOSFETs," IEEE Trans. Electron Devices, vol.37, pp.2022-2033, 1990. DOI: 10.1109/16.57165