Journal of the Semiconductor & Display Technology (반도체디스플레이기술학회지)

The Korean Society Of Semiconductor & Display Technology (한국반도체디스플레이기술학회)
권호 표지

Design of Asynchronous Nonvolatile Memory Module using Self-diagnosis Function

자기진단 기능을 이용한 비동기용 불휘발성 메모리 모듈의 설계

  • Shin, Woohyeon (Semiconductor Engineering of Cheongju University) ;
  • Yang, Oh (Semiconductor Engineering of Cheongju University) ;
  • Yeon, Jun Sang (WOOJIN Industrial System Co. Ltd.)
  • 신우현 (청주대학교 반도체공학과) ;
  • 양오 (청주대학교 반도체공학과) ;
  • 연준상 (우진산전(주))
  • Received : 2022.03.01
  • Accepted : 2022.03.25
  • Published : 2022.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, an asynchronous nonvolatile memory module using a self-diagnosis function was designed. For the system to work, a lot of data must be input/output, and memory that can be stored is required. The volatile memory is fast, but data is erased without power, and the nonvolatile memory is slow, but data can be stored semi-permanently without power. The non-volatile static random-access memory is designed to solve these memory problems. However, the non-volatile static random-access memory is weak external noise or electrical shock, data can be some error. To solve these data errors, self-diagnosis algorithms were applied to non-volatile static random-access memory using error correction code, cyclic redundancy check 32 and data check sum to increase the reliability and accuracy of data retention. In addition, the possibility of application to an asynchronous non-volatile storage system requiring reliability was suggested.

Keywords

Acknowledgement

본 연구는 2022년도 청주대학교 연구장학과 중소기업기술정보진흥원의 "산학연 Collabo R&D연구 사업(R&D, S3104570)"으로 지원받아 수행된 연구 결과입니다.

References

  1. Dong Hyuk Park, Jae Jin Lee, Gi Ju Yang, "Modulation Code for Removing Error Patterns on 4-Level NAND Flash Memory", The Journal of Korea Information and Communications Society, Vol.35, No.12, pp.965-970, 2010.
  2. In-Sung Gook, Jae-Min Lee, "A Parallel structure of SRAMs in embedded DRAMs for Testability", Journal of Korea Institute of Information, Electronics, and Communication Technology, Vol.3, No.3, pp.3-7, 2010.
  3. Jun Sang Yeon, Oh Yang, "Implementation of Communication to Flexibly Configure the Number of Railway Cars", Journal of the Semiconductor & Display Technology, Vol.15, No.4, pp61-66, 2016.
  4. Tae Hyun Kim, Oh Yang, and Jun Sang Yeon, "Design of Asynchronous Non-Volatile Memory Module using NAND Flash Memory and PSRAM", Journal of Semiconductor & Display Technology Vol.19, No.3, pp.112-117, 2020.
  5. Hyunju Kim, Myounggon Kang, "The Verification of Channel Potential using SPICE in 3D NAND Flash Memory", Institute of Korean Electrical and Electronics Engineers, Vol.25, No.4, pp.778-781, 2021.
  6. www.infineon.com/cms/en/product/memories/nvsramnon-volatile-sram.
  7. Myeong-jin Kang, Daejin Park, "High Speed and Robust Processor based on Parallelized Error Correcting Code Module", Journal of the Korea Institute of Information and Communication Engineering, Vol.24, No,9, pp.1180-1186, 2020. https://doi.org/10.6109/JKIICE.2020.24.9.1180
  8. Hyunbean Yi, Sungju Park, Pyoungwoo Min, Changwon Park, "A Design of High Performance Parallel CRC Generator", The Journal of Korean Institute of Communications and Information Sciences, Vol.29, No.9, pp.1101-1107, 2004.
  9. Seong Ryeol Kim, "The proposed of the Encryption Method and Designed of the Secure Key Using Initial Bad Block Information Physical Address of NAND Flash Memory, "Journal of Korean Institute of Information and Communication Engineering, Vol.20, No.12, pp.2282-2288, 2016. https://doi.org/10.6109/jkiice.2016.20.12.2282
  10. Jae Hyun Ahn, Oh Yang and Jun Sang Yeon, "Performance Improvement of Asynchronous Mass Memory Module using Error Correction Code", Journal of Semiconductor & Display Technology, Vol.19, No.3, pp.112-117, 2020.