DOI QR코드

DOI QR Code

Ku-Band Three-Stack CMOS Power Amplifier to Enhance Output Power and Efficiency

출력 전력 및 효율 개선을 위한 3-스택 구조의 Ku 대역 CMOS 전력 증폭기

  • Yang, Junhyuk (Dept. of Electronic Engineering, Soongsil University) ;
  • Jang, Seonhye (Dept. of Electronic Engineering, Soongsil University) ;
  • Jung, Hayeon (Dept. of Electronic Engineering, Soongsil University) ;
  • Joo, Taehwan (Agency for Defense Development) ;
  • Park, Changkun (Dept. of Electronic Engineering, Soongsil University)
  • Received : 2021.02.23
  • Accepted : 2021.03.27
  • Published : 2021.03.31

Abstract

We propose a Ku-band three-stack CMOS power amplifier to enhance the output power and efficiency. To minimize the dc power consumption, the driver stage is designed using common-source structure. To obtain high output power and utilize a voltage combining method, the power stage is designed using stack structure. To verify the proposed power amplifier structure, we design a Ku-band power amplifier using 65-nm RFCMOS process which provide nine metal layers. The P1dB, power-added efficiency, and gain are higher than 20 dBm, 23 dB, and 25%, respectively, while the operating frequency is 14 GHz-16 GHz.

본 논문에서는 높은 출력 전력을 확보함과 동시에 효율을 개선시킬 수 있는 전력 증폭기 구조를 제안하였다. 전력 소모를 최소화하기 위하여 구동 증폭단은 공통-소스 구조를 적용하였으며, 높은 출력 전력 확보를 위하여 전력 증폭단은 스택 구조를 적용하였다. 제안하는 구조의 검증을 위하여 아홉 개의 금속층을 제공하는 65-nm RFCMOS 공정을 이용하여 Ku 대역 전력 증폭기를 설계하였다. 동작 주파수 14 GHz에서 16 GHz 일 때, P1dB, power-added efficiency 및 전력 이득은 각각 20 dBm 이상, 23 dB 이상 및 25% 이상으로 확인 되었다.

Keywords

References

  1. I. Kang, J. Yoo, and C. Park, "1.9-GHz CMOS Power Amplifier Using Adaptive Biasing Technique at AC Ground Node to Enhance Linearity and Efficiency," Journal of Information and Communication Convergence Engineering, vol.17, no.4, pp.285-289, 2019. DOI: 10.6109/JICCE.2019.17.4.285.
  2. Y. Sim, I. Kang, and C. Park, "A CMOS Power Amplifier Using a Split Cascode Structure to Enhance Its Efficiency," Microwave and Optical Technology Letters, vol.58, no.2, pp.309-312, 2016. DOI: 10.1002/MOP.29558.
  3. Y. Kawano, A. Mineyama, T. Suzuki, M. Sato, T. Hirose, and K. Joshin, "A Fully-integrated K-band CMOS Power Amplifier with Psat of 23.8 dBm and PAE of 25.1 %," in IEEE Radio Frequency Integrated Circuits Symposium, pp. 1-4, 2011. DOI: 10.1109/RFIC.2011.5940655.
  4. J. Zhong, D. Zhao, and X. You, "A Ku-Band CMOS Power Amplifier With Series-Shunt LC Notch Filter for Satellite Communications," in IEEE Trans. Circuits Syst. I-Regul. Pap., To appear, 2021. DOI: 10.1109/TCSI.2021.3056537.
  5. B. Chen, L. Lou, K. Tang, Y. Wang, J. Gao, and Y. Zheng, "A 13.5-19 GHz 20.6-dB Gain CMOS Power Amplifier for FMCW Radar Application," IEEE Microw. Wirel. Compon. Lett., vol.27, no.4, pp.377-379, 2013. DOI: 10.1109/LMWC.2017.2679047.