Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Design of an Energy Efficient XOR-XNOR Circuit

에너지 효율이 우수한 XOR-XNOR 회로 설계

  • Kim, Jeong Beom (Dept. of Electronics Engineering, Kangwon National University)
  • Received : 2019.09.02
  • Accepted : 2019.11.15
  • Published : 2019.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

XOR(exclusive-OR)-XNOR(exclusive NOR) circuit is a basic component of 4-2 compressor for high performance arithmetic operation. In this paper we propose an energy efficient XOR-XNOR circuit. The proposed circuit is reduced the internal parasitic capacitance in critical path and implemented with 8 transistors. The circuit produces a perfect output signals for all input combinations. Compared with the previous circuits, the proposed circuit has a 14.5% reduction in propagation delay time and a 1.7% increase in power consumption. Therefore, the proposed XOR-XNOR is reduced power-delay- product (PDP) by 13.1% and energy-delay-product (EDP) by 26.0%. The proposed circuits are implemented with standard CMOS 0.18um technology and verified through SPICE simulation with 1.8V supply voltage.

XOR(exclusive-OR)-XNOR(exclusive NOR) 회로는 고 성능 산술 연산에 필요한 4-2 압축 회로(4-2 compressor)의 기본 구성 요소이다. 본 논문에서는 에너지 효율이 우수한 XOR-XNOR 회로를 제안한다. 제안한 회로는 임계 경로의 내부 기생 캐패시턴스를 감소시켜 전파 지연 시간을 감소시켰으며, 모든 입력 조합의 경우에 완벽한 출력 값을 가지며 8개의 트랜지스터로 설계되었다. 기존 회로와 비교하여 제안한 회로는 전파 지연 시간이 14.5% 감소하였으며, 전력 소모는 1.7% 증가하였다. 따라서 전력 소모와 지연 시간의 곱 (power-delay product: PDP)과 에너지와 지연 시간의 곱 (energy-delay product: EDP) 각각 13.1%, 26.0% 감소하였다. 제안한 회로는 0.18um CMOS 표준공정을 이용하여 설계하였으며 SPICE 시뮬레이션을 통해 타당성을 입증하였다.

Keywords

References

  1. G. Goto et al., "A 54 x 54-b regularly structured tree multiplier," IEEE J. Solid-State Circuits, vol.27, no.9, pp.1229-1236, 1992. DOI: 10.1109/4.149426
  2. S. F. Hisao, M. R. Jiang, and J. S. Yeh, "Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multiplier," Electron. Lett, vol.34, no.4, pp.341-343, 1998. DOI: 10.1049/el:19980306
  3. S. Goel, M. A. Elgamel and M. A. Bayoumi, "Novel Design Methodology for High-Performance XOR-XNOR Circuit Design," "Proc. of the 16th Symposium on Integrated Circuits and Systems Design (SBCCI'03), pp.71-76, 2003. DOI: 10.1109/SBCCI.2003.1232809
  4. M. A. Elgamel, S. Goel, and M. A. Bayoumi, "Noise Tolerant Low Voltage XOR-XNOR for Fast Arithmetic," "Proc. of the Great Lake Symposium on VLSI, pp.14-16, 2003. DOI: 10.1145/764808.764882
  5. J. M. Wang, S. C. Fang, and W. S. Feng, "New Efficient Designs for XOR and XNOR Functions on the Transistor Level," IEEE journal of solid-state circuits, vol.29, no.7, pp.780-786, 1994. DOI: 10.1109/4.303715
  6. J. B. Kim, S. J. Hong, and J. Kim, "New Circuits for XOR and XNOR Functions," Int. J. Electronics, vol.32, no.2, pp.131-144, 1997. DOI: 10.1080/002072197136138
  7. S. Kumar and M. Kumar, "4-2 Compressor Design with New XOR-XNOR Module," Proc. of the 4th international conference on advanced computing & communication technologies (ACCT), pp.106-111, 2014. DOI: 10.1109/ACCT.2014.36
  8. M. Kumar and J. Nath, "Design of an Energy Efficient 4-2 Compressor," Proc. of the international conference on materials science and engineering (ICMAEM), pp.1-8, 2017. DOI: 10.1088/1757-899X/225/1/012136