Fig. 1. The circuit diagram of a synchronous buck converter with the common source inductance.
Fig. 2. Efficiency curve of with respect to the number of phases.
Fig. 3. Information of LMG5200.
Fig. 4. The PCB board design of prototype synchronous buck converter using LMG 5200.
Fig. 5. Thermal image of synchronous buck converter under 100% load after 30min operation.
Fig. 6. Turn on waveform of low side GaN FET.
Fig. 7. Turn off waveform of low side GaN FET.
Fig. 8. The efficiency curve of prototype hardware.
TABLE III THE POWER LOSS CALCULATION AT 500 W
TABLE I GAN AND SI DEVICE CHARACTERISTICS
TABLE II THE CALCULATED COMMON SOURCE INDUCTANCE
References
- Z. Wang, J. Honea, Y. Shi, and H. Li, "Investigation of driver circuits for GaN HEMTs in leaded packages," in 2014 IEEE Workshop on Wide Bandgap Power Devices and Applications, pp. 81-87, 2014.
- EPC, "Enhancement mode power transistor," EPC2021, Jun. 2014.
- GaN Systems, "100V enhancement mode GaN transistor," GS61008P, Aug. 2014.
- Infineon, "OptiMOS 5 power-transistor, 80V," IPB017N08N5, May 2014.
- Texas Instrument, "LMG5200 80-V, GaN half-bridge power stage," LMG5200, Jan. 2016.
- "Power loss calculation with common source inductance consideration for synchronous buck converters." Texas Instrument, July 2011. Web.
- J. S. Lai, X. Huang, E. Pepa, S. Chen, and T. W. Nehl, "Inverter EMI modeling and simulation methodologies," IEEE Transactions on Industrial Electronics, Vol. 53, pp. 736-744, 2006. https://doi.org/10.1109/TIE.2006.874427
- J. S. Lai, "Wide bandgap semiconductor devices," ECE 6204-Spring Lecture Note 5, pp. 18, 2017.
- D. Han and B. Sarlioglu, "Understanding the influence of dead-time on GaN based synchronous boost converter," in Wide Bandgap Power Devices and Applications (WiPDA), 2014 IEEE Workshop, pp. 70-74, 2014.