시각동기를 위한 FPGA 기반의 Inter-Regional Instrument Group-B 디코더 설계

Design of Inter-Regional Instrument Group-B Decoder Based on FPGA for Time Synchronous

  • 김용훈 (청주대학교 반도체공학과) ;
  • 양오 (청주대학교 반도체공학과)
  • Kim, Hoon Yong (Semiconductor Engineering of Cheongju University) ;
  • Yang, Oh (Semiconductor Engineering of Cheongju University)
  • 투고 : 2019.02.27
  • 심사 : 2019.03.17
  • 발행 : 2019.03.31

초록

Recently, time synchronous has become important for satellite launch control facilities, multiple thermal power plants, and power system facilities. Information from time synchronous at each of these industrial sites requires time synchronization to control or monitor the system with correlation. In this paper, IRIG-B codes, which can be used for time synchronous, are used as specifications in IRIG standard 200-16. Signals from IRIG-B120 (Analog), IRIG-B000 (Digital), and one PPS are output from GPS receiver. Using the signal from IRIG-B120 (Analog), it passes through the signal from the analog amplifier and generates one PPS signal using the field-programmable gate array. The FPGA is used cyclone EPM570T100I5N. According to IEEE regulations, the error of one PPS is specified within 1us, but in this paper, the error is within 100ns. The output of the one PPS signal was then compared and tested against the one PPS signal on the GPS receiver to verify accuracy and reliability. In addition, the proposed time synchronous is simple to construct and structure, easy to implement, and provides high time precision compared to typical time synchronous. The output of the one PPS signals and IRIG-B000 signal will be used in many industry sectors.

키워드

참고문헌

  1. Cheon Jae Man, Kim Min Jae, Yoon Chong HO "Design and Implementation of an IRIG-B Time Synchronization Module with xCore Processor," 2015 Korean Electronic Engineering Society Summer Academic Conference, pp. 397-398, 2015.
  2. Gwan-Su Kim, Hong-Hee Lee, Byung-Jin KIM "A Study on Implementation of IRIG-B Protocol for Time Synchronization of IEC 61850 based Merging Unit," 2008 Korean Electronic Engineering Society Summer Academic Conference, pp. 303-310, 2007.
  3. Sung-Hwan Kwak, Dae-Yun Kwon, Seog-Joo Kim "A Study on development of DFR TimeSync Simulator using IRIG-B signal of GPS," 2011 Korean Electronic Engineering Society Summer Academic Conference, pp. 737-738, 2011.
  4. Hyun-Sung Hwang "A Study on Time Synchronization for Embedded Measurement System Using GPS IRIG-B Signal," Master's thesis, Gyung-Sang University, 2016.
  5. RCC, Telecommunications and timing group, "IRIG SERIAL TIME CODE FORATS," IRIG STANDARD 200-04.
  6. Jose R. Razo-Hernandez, Martin Valtierra-Rodriguez, David Granados Lieberman, Juan P. Amezquita-Sanchez, Luis A. Morales-Hernandez, Aurelio Dominguez-Gonzalez, "IRIG-B decoder based on FPGA for synchronization in PMUs by considering different input formats," 2016 IEEE International Autumn Meeting on Power, Electronics and Computing(ROPEC).
  7. Doh Pil Hwan "A Study on the Implementation of Measurement Algorithms for Power System using DSP," Master's thesis, CheongJu University, 2011.
  8. Byung-Moon Kwon, Yong-Sui Shin, Ji-Hyeon Moon, Seong-Min Noh, Keun-Su Ma "The IRIG-B Time Code of the GNSS Receiver for korea Space Launch VehicleII," Journal of AIK, pp. 294-295, 2016.
  9. Jung-hoon LEE, Hong-hee LEE, Gwan-su Kim "A Study on Implementation of IRIG-B Protocol for clock Synchronizatio for IED 61850 Process Level," 2007 Korean Electronic Engineering Society Summer Academic Conference, pp. 253-255, 2007.
  10. Jun-kai Huang, Liang Du, Qun-ying Liu, "Application of IRIG-B Code in Phase Measurement Unit," 2012 Asia-Pacific Power and Energy Engineering Conference, pp. 1-3, 2012.
  11. Woo Ho Park, Oh Yang, "Implementation of the BLDC Motor Speed Control System using VHDL and FPGA," Journal of the Semiconductor & Display Technology, Vol. 13, No.4, pp. 71-76, 2014.