Fig. 1. Proposed three level buck converter block diagram. 그림 1. 제안하는 3-레벨 벅 변환기 블록 다이어그램
Fig. 2. Proposed flying capacitor voltage control circuit. 그림 2. 제안하는 플라잉 커패시터 전압 제어 회로
Fig. 3. Proposed multi-bit flying capacitor voltage control circuit. 그림 3. 제안하는 멀티비트 플라잉 커패시터 전압 제어 회로
Fig. 4. Proposed triangular wave generation circuit using schmitt trigger. 그림 4. 제안하는 슈미트 트리거를 이용한 삼각파 생성 회로
Fig. 5. Die photograph of the fabricated 3-level buck converter. 그림 5. 제작된 3-레벨 벅 변환기의 칩 사진
Fig. 6. Vout, Inductor current, D, DS, measurement waveform. 그림 6.Vout, 인덕터 전류, D, DS, 측정 파형
Fig. 7. Va, Vb, BCF, Vx measurement waveform. 그림 7. Va, Vb, BCF, Vx 측정 파형
Fig. 8. Vout, Vx measurement waveform according to 3bit flying capacitor voltage control with load current 300mA. 그림 8. 300mA의 부하전류에서의 3비트 플라잉 커패시터 전압제어에 따른 Vout, Vx 측정 파형
Fig. 9. Vout, Vx measurement waveform according to 3bit flying capacitor voltage control with load current 300mA. 그림 9. 300mA의 부하전류에서의 3비트 플라잉 커패시터 전압제어에 따른 Vout, Vx 측정 파형
Fig. 10. Power efficiency according to load current. 그림 10. 부하전류에 따른 전력 효율
Table 1. Comparison of performance. 표 1. 성능 비교
References
- Shivayogi Hiremath, Geng Yang, Kunal Mankodiya, "Wearable internet of things: Concept, architectural components and promises for person-centered healthcare," 2014 4th International Conference on Wireless Mobile Communication and Healthcare, pp.304-307. 2014.
- Uming Ko, "Ultra-low power SoC for wearable & IoT," VLSI Technology, Systems and Application (VLSI-TSA), International Symposium on, Hsinchu, Taiwan, 2016. DOI:10.1109/VLSI-TSA.2016.7480477
- Seung Wook Yoon, Boris Petrov, Kai Liu, "Advanced wafer level technology: Enabling innovations in mobile, IoT and wearable electronics," Electronics Packaging and Technology Conference (EPTC), pp.1-5 Singapore, Singapore, 2015. DOI:10.1109/EPTC.2015.7412320
- W. Kim, D. Brooks, and G.-Y. Wei, "A fully-integrated 3-level DC-DC converter for nanosecond-scale DVFS," IEEE J. Solid-State Circuits, vol.47, no.1, pp.206-219, 2012. DOI:10.1109/JSSC.2011.2169309
-
J. Xue and H. Lee, "A 2 MHz 12-100 V 90% efficiency self balancing ZVS reconfigurable three-level DC-DC regulator with constant-frequency adaptive-on-time
$V^2$ control and nanosecond-scale ZVS turn-on delay," IEEE J. Solid-State Circuits, vol.51, no.12, pp.2854-2866, 2016. DOI:10.1109/JSSC.2016.2606581 - X. Liu, C. Huang, and P. K. T. Mok, "A high-frequency three-level buck converter with real-time calibration and wide output range for fast-DVS," IEEE J. Solid-State Circuits, vol.53, no.2, pp.582-595, 2018. DOI:10.1109/JSSC.2017.2755683
-
J. J. Chen, Y. S. Hwang, J. H. Chen, Y. T. Ku and C. C. Yu, "A new fast-response current-mode buck converter with improved
$I^2$ -controlled techniques," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.26, no.5, pp.903-911, 2018. DOI:10.1109/VLSI-DAT.2018.8373259 - C. Tao and A. A. Fayed, "A buck converter with reduced output spurs using asynchronous frequency hopping," IEEE Trans. Circuits Syst. II, vol.58, no.11, pp.709-713, 2011. DOI:10.1109/TCSII.2011.2164959