References
- W. Kawamura, K. L. Chen, M. Hagiwara, and H. Akagi, "A low-Speed, high-Torque motor drive using a modular multilevel cascade converter based on triple-star bridge Cells (MMCC-TSBC)," IEEE Trans. Ind. Appl., Vol. 51, No. 5, pp. 3965-3974, May 2015. https://doi.org/10.1109/TIA.2015.2416130
- G. Farivar, B. Hredzak, and V. G. Agelidis, "Decoupled control system for cascaded H-bridge multilevel converter based STATCOM," IEEE Trans. Ind. Electron., Vol. 63, No. 5, pp. 322-331, May 2016. https://doi.org/10.1109/TIE.2015.2472358
- Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, "Power balance of cascaded H-bridge multilevel converters for large-scale photovoltaic integration," IEEE Trans. Power Electron., Vol. 31, No. 1, pp. 292-303, Jan. 2016. https://doi.org/10.1109/TPEL.2015.2406315
- S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B.Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2553-2580, Aug. 2010. https://doi.org/10.1109/TIE.2010.2049719
- H. Abu-Rub, J. Holts, J. Rodriguez, and G. Baoming, "Medium voltage multilevel converters, state of the art, challenges and requirements in industrial applications," IEEE Trans. Ind. Electron., Vol. 57, No. 8, pp. 2581-2596, Aug. 2010. https://doi.org/10.1109/TIE.2010.2043039
- J. Rodriguez, S. Bernet, P. K. Steimer, I. E. Lizama, "A survey on neutral-point-clamped inverters," IEEE Trans. Ind. Electron., Vol. 57, No. 7, pp. 2219-2230, Jul. 2010. https://doi.org/10.1109/TIE.2009.2032430
- F. Sasongko, K. Sekiguchi, K. Oguma, M. Hagiwara, and H. Akagi, "Theory and experiment on an optimal carrier frequency of a modular multilevel Cascade converter with phase-shifted PWM," IEEE Trans. Power Electron., Vol. 31, No. 5, pp. 3456-3471, May 2016. https://doi.org/10.1109/TPEL.2015.2464694
- Z. Pan, F. Z. Peng, "A sinusoidal PWM method with voltage balancing capability for diode-clamped five-Level converters," IEEE Trans. Ind. Appl., Vol. 45, No. 3, pp. 1028-1034, May/Jun. 2009. https://doi.org/10.1109/TIA.2009.2018962
- K. Hasegawa and H. Akagi, "A new dc-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter," IEEE Trans. Ind. Electron., Vol. 47, No. 2, pp. 841-852, Feb. 2011.
- Y. Deng, K. H. Teo, C. Duan, T. G. Habetler, and R. G. Harley, "A fast and generalized space vector modulation scheme for multilevel inverters," IEEE Trans. Power Electron., Vol. 29, No. 10, pp. 5204-5217, Oct. 2014. https://doi.org/10.1109/TPEL.2013.2293734
- M. Arasteh, A. Abrishamifar, and J. Dolatabadi, "Fast SVM for a five level flying capacitor drive with overvoltage reduction," in proc. 4th IEEE Power Electronics, Drive Systems and Technologies Conference (PEDSTC), pp. 188-192, 2013.
- M. Saeedifard, R. Iravani, J. Pou, "Control and DC-capacitor voltage balancing of a space vector-modulated five-level STATCOM," IET Power Electronics, Vol. 2, No. 3, pp. 203-215, May 2009. https://doi.org/10.1049/iet-pel.2008.0021
- M. S. A. Dahidah, G. Konstantinou, and V. G. Agelidis, "A review of multilevel selective harmonic elimination PWM: formulations, solving Algorithms, implementation and applications," IEEE Trans. Power Electron., Vol. 30, No. 8, pp. 4091-4106, Aug. 2015. https://doi.org/10.1109/TPEL.2014.2355226
- N. Farokhnia, S. H. Fathi, R. Salehi, G. B. Gharehpetian, and M. Ehsani, "Improved selective harmonic elimination pulse-width modulation strategy in multilevel inverters," IET Power Electronics, Vol. 5, No. 9, pp. 1904-1911, Nov. 2012. https://doi.org/10.1049/iet-pel.2011.0293
- C. M. Young and S. F. Wu, "Selective harmonic elimination in multi-level inverter with zig-zag connection transformers," IET Power Electronics, Vol. 7, No. 4, pp. 876-885, Apr. 2014. https://doi.org/10.1049/iet-pel.2013.0306
- M. R. Banaei and P. A. Shayan, "Solution for selective harmonic optimisation in diode-clamped inverters using radial basis function neural networks," IET Power Electronics, Vol. 7, No. 7, pp. 1797-1804, Jul. 2014. https://doi.org/10.1049/iet-pel.2013.0574
- L. Li, D. Czarkowski, Y. Liu, and P. Pillay, "Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters," IEEE Trans. Ind. Appl., Vol. 36, No. 1, pp. 160-170, Jan./Feb. 2000. https://doi.org/10.1109/28.821811
- W. Fei, B. Wu, and Y. Huang, "Half-wave symmetry selective harmonic elimination method for multilevel voltage source inverters," IET Power Electron., Vol. 4, No. 3, pp. 342-351, Mar. 2011. https://doi.org/10.1049/iet-pel.2010.0061
- J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, "Control of a multilevel converter using resultant theory," IEEE Trans. Contr. Syst. Technol., Vol. 11, No. 3, pp. 345-354, May 2003. https://doi.org/10.1109/TCST.2003.810382
- Z. Du, L. M. Tolbert, J. N. Chiasson, and B. Ozpineci, "Reduced switching-frequency active harmonic elimination for multilevel converters," IEEE Trans. Ind. Electron., Vol. 55,No. 4, pp. 1761-1770, Apr. 2008. https://doi.org/10.1109/TIE.2008.917068
- R. Salehi, N. Farokhnia, M. Abedi, and S. H. Fathi, "Elimination of low order harmonics in multilevel inverter using genetic algorithm," Journal of Power Electronics, Vol. 11, No. 2, pp. 132-139, Mar. 2011. https://doi.org/10.6113/JPE.2011.11.2.132
- H. Taghizadeh and M. T. Hagh, "Harmonic elimination of cascade multilevel inverters with nonequal DC sources using particle swarm optimization," IEEE Trans. Ind. Electron., Vol. 57, No. 11, pp. 3678-3684, Nov. 2010. https://doi.org/10.1109/TIE.2010.2041736
- K. Shen, D. Zhao, J. Mei, L. M. Tolbert, J. Wang, M. Ban, Y. Ji, and X. Cai, "Elimination of harmonics in a modular multilevel converter using particle swarm optimization-based staircase modulation strategy," IEEE Trans. Ind. Electron., Vol. 61, No. 10, pp. 5311-5322, Oct. 2014. https://doi.org/10.1109/TIE.2013.2297301
- A. Kavousi, B. Vahidi, R. Salehi, M. Bakhshizadeh, N. Farokhnia, and S. S. Fathi, "Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters," IEEE Trans. Power Electron., Vol. 27, No. 4, pp. 1689-1696, Apr. 2012. https://doi.org/10.1109/TPEL.2011.2166124
- M. H. Etesami, N. Farokhnia, and S. H. Fathi, "Colonial competitive algorithm development toward harmonic minimization in multilevel inverters, " IEEE Trans. Ind. Informat., Vol. 11, No. 2, pp. 459-466, 2015. https://doi.org/10.1109/TII.2015.2402615
- C. Buccella, C. Cecati, M. G. Cimoroni, and K. Razi, "Analytical method for pattern generation in five levels cascaded H-bridge inverter using selective harmonics elimination," IEEE Trans. Ind. Electron., Vol. 61, No. 11, pp. 5811-5819, Nov. 2014. https://doi.org/10.1109/TIE.2014.2308163
- A. Abrishamifar, M. Arasteh, and F. Golshan, "A novel method for real-time selective harmonic elimination in five-level converters," in Proc. 7th IEEE Power Electronics, Drive Systems and Technologies Conference (PEDSTC), 2016.