JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Novel Pass-transistor Logic based Ultralow Power Variation Resilient CMOS Full Adder

  • Guduri, Manisha (Birla Insitute of Technology - Electronics and Communications Engineering) ;
  • Islam, Aminul (Birla Insitute of Technology - Electronics and Communications Engineering)
  • Received : 2016.04.13
  • Accepted : 2016.11.23
  • Published : 2017.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new full adder design based on pass-transistor logic that offers ultra-low power dissipation and superior variability together with low transistor count. The pass-transistor logic allows device count reduction through direct logic realization, and thus leads to reduction in the node capacitances as well as short-circuit currents due to the absence of supply rails. Optimum transistor sizing alleviates the adverse effects of process variations on performance metrics. The design is subjected to a comparative analysis against existing designs based on Monte Carlo simulations in a SPICE environment, using the 22-nm CMOS Predictive Technology Model (PTM). The proposed ULP adder offers 38% improvement in power in comparison to the best performing conventional designs. The trade-off in delay to achieve this power saving is estimated through the power-delay product (PDP), which is found to be competitive to conventional values. It also offers upto 79% improvement in variability in comparison to conventional designs, and provides suitable scalability in supply voltage to meet future demands of energy-efficiency in portable applications.

Keywords

References

  1. M. Pedram, "Design technologies for Low Power VLSI", Encyclopedia of Comp. Sci. and Tech., Vol. 36, pp. 73-96, Marcel Dekker, Inc., 1997.
  2. G. M. Blair, "Designing low power CMOS," IEEE Electron. Commun. Eng. J., vol. 6, pp. 229-236, Oct. 1994. https://doi.org/10.1049/ecej:19940505
  3. M. Verhelst and A. Bahai, "Where Analog Meets Digital: Analog?to?Information Conversion and Beyond," in IEEE Solid-State Circuits Magazine, vol. 7, no. 3, pp. 67-80, Summer 2015. https://doi.org/10.1109/MSSC.2015.2442394
  4. M. Wolf, "Ultralow Power and the New Era of Not-So-VLSI," in IEEE Design & Test, vol. 33, no. 4, pp. 109-113, Aug. 2016. https://doi.org/10.1109/MDAT.2016.2569433
  5. R. Shalem, E. John, and L. K. John, "A novel low-power energy recovery full adder cell," in Proc. Great Lakes Symp. VLSI, Feb. 1999, pp. 380-383.
  6. M. Sayed and W. Badawy, "Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 ${\mu}m$ CMOS technologies," in Proc. IEEE Int. Symp. Circuits Syst., 2002, vol. 3, pp. III-559 - III-562.
  7. K. Huang, R. Zhao and Y. Lian, "A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 4, pp. 1109-1116, April 2015. https://doi.org/10.1109/TCSI.2015.2388833
  8. Y. Safaei Mehrabani; M. Eshghi, "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems , vol.PP, no.99, pp.1-14.
  9. V. Dokania and A. Islam, "Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells," inIET Circuits, Devices & Systems, vol. 9, no. 3, pp. 204-212, 5 2015. https://doi.org/10.1049/iet-cds.2014.0167
  10. P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 10, pp. 2001-2008, Oct. 2015. https://doi.org/10.1109/TVLSI.2014.2357057
  11. T. Venkata Rao and A. Srinivasulu, "Modified level restorers using current sink and current source inverter structures for BBL-PT full adder," Radioengineering, vol. 21, no. 4, pp. 1279-1286, 2012.
  12. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design (A Systems Perspective), 2nd ed. Reading, MA: Addison Wesley, 1993.
  13. A. Islam and M. Hasan, "Leakage Characterization of 10T SRAM Cell," IEEE Trans. Electron Devices, vol. 59, no. 3, pp. 631 - 638, Mar. 2012. https://doi.org/10.1109/TED.2011.2181387
  14. Yamauchi, Hiroyuki "A Scaling Trend of Variation-Tolerant SRAM Circuit Design in Deeper Nanometer Era", JSTS:Journal of Semiconductor Technology and Science, Volume 9, Issue 1, 2009, pp.37-50, 10.5573/JSTS.2009.9.1.037.
  15. M. Alioto, G. Palumbo, and M. Pennisi, "Understanding the effect of process variations on the delay of static and domino logic," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 5, pp. 697710, May. 2010.
  16. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997. https://doi.org/10.1109/4.597298
  17. V. R. Tirumalasetty, S. Avireni, "Modified Level Restorers Using Current Sink and Current Source Inverter Structures for BBL-PT Full Adder," Radioengineering, vol. 21, no. 4, pp. 1279-1286, December 2012.
  18. Dan Wang, et al., "Novel low power full adder cells in 180nm CMOS technology," Int. Conf. Industrial Electronics and Applications (ICIEA), 2009, pp. 430-433.
  19. J-F. Lin, Y-T. Hwang, M-H. Sheu, and C-C. Ho, "A novel high-speed and energy efficient 10-transistor full adder design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 1050-1059, May 2007. https://doi.org/10.1109/TCSI.2007.895509
  20. Y. Jiang, et al., "A novel multiplexer-based low-power full adder," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 7, pp. 345-348, July 2004. https://doi.org/10.1109/TCSII.2004.831429
  21. M. Alioto and G. Palumbo, "Analysis and comparison on full adder block in submicron technology," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 6, pp. 806-823, Dec. 2002. https://doi.org/10.1109/TVLSI.2002.808446
  22. S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1309-1321, Dec. 2006. https://doi.org/10.1109/TVLSI.2006.887807
  23. M. Zhang, J. Gu, and C. H. Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in Proc. IEEE Int. Symp. Circuits Syst., May 2003, pp. 317-320.
  24. A. M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 1, pp. 20 - 29, Feb. 2002. https://doi.org/10.1109/92.988727
  25. D. Radhakrishnan, "Low-voltage low-power CMOS full adder," IEEE Proc. Circuits Devices Syst., vol. 148, no. 1, pp. 19-24, Feb. 2001. https://doi.org/10.1049/ip-cds:20010170
  26. J-M. Wang, S-C. Fang, and W-S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," IEEE J. Solid-state Circuits, vol. 29, no. 7, pp. 780-786, Jul. 1994. https://doi.org/10.1109/4.303715
  27. M.A. Elgamel, S. Goel, and M.A. Bayoumi, "Noise tolerant low voltage XOR-XNOR for fast arithmetic," in Proc. Great Lake Symp. VLSI, Washington DC, Apr. 28-29, 2003, pp. 285-288.
  28. A. Islam et al., "Leakage Characterization of 10T SRAM Cell," in IEEE Transactions on Electron Devices, vol. 59, no. 3, pp. 631-638, March 2012. https://doi.org/10.1109/TED.2011.2181387
  29. S. Pal et al., "8T Double-Ended Read-Decoupled SRAM Cell," International Journal of Computer Applications in Engineering Sciences, vol. 5, no. special issue, pp. 47-54, Jan. 2015, http://www.caesjournals.org/conf-issues.html.
  30. S. Kushwaha et al., "MTJ-Based Nonvolatile 9T SRAM Cell," ACEEE Int. J. of Recent Trends in Engineering and Technology, vol. 8, no. 2, pp. 26-30, Jan. 2013. Publisher: ACEEE, DOI: 01.IJRTET.8.2.50. http://searchdl.org/index.php/journals/journalList/9.
  31. M. A. Kafeel et al., "Performance Evaluation of CNFET Based Single-Ended 6T SRAM Cell," Wulfenia, vol. 20, no. 7, pp. 364-383, Jul. 2013. http://www.multidisciplinarywulfenia.org.
  32. [Online]. Available: http://ptm.asu.edu/
  33. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors 2009 Edition. [Online]. Available: http://www.itrs.net/Links/2009ITRS/Home2009.htm
  34. R. Vaddi, S. Dasgupta, and R. P. Agarwal, "Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS," IEEE Trans. Electron Devices, vol. 57, no. 3, pp. 654-664, Mar. 2010. https://doi.org/10.1109/TED.2009.2039529
  35. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "Analysis and Mitigation of Variability in Subthreshold Design," Int. Symp. Low Power Electronics Design (ISLPED), 2005, pp. 20-25.
  36. J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits (A Design Perspective), Englewood Cliffs, NJ: Prentice-Hall, 2003.
  37. K. Bernstein, et al., "High-Performance CMOS Variability in the 65-nm Regime and Beyond," IBM Journal of Research & Development, vol. 50, no. 4.5, pp. 433 - 449, Jul. 2006. https://doi.org/10.1147/rd.504.0433
  38. S. Hanson, et al., "Ultralow-voltage, minimumenergy CMOS," IBM Journal of Research & Development, vol. 50, no. 4.5, pp. 469 - 490, Jul. 2006. https://doi.org/10.1147/rd.504.0469
  39. S. Hanson et al., "Nanometer Device Scaling in Subthreshold Logic and SRAM," IEEE Trans. Electron Devices, vol. 51, no. 1, pp. 175-185, Jan. 2008.