DOI QR코드

DOI QR Code

Design of the Low-Power Continuous-Time Sigma-Delta Modulator for Wideband Applications

광대역 시스템을 위한 저전력 시그마-델타 변조기

  • Received : 2017.12.05
  • Accepted : 2017.12.22
  • Published : 2017.12.31

Abstract

In this paper, we present the design of a 20MHz bandwidth 3rd-order continuous-time low-pass sigma-delta modulator with low-noise and low-power consumption. The bandwidth of the system is sufficient to accommodate LTE and other wireless network standards. The 3rd-order low-pass filter with feed-forward architecture achieves the low-power consumption as well as the low complexity. The system uses 3bit flash quantizer to provide fast data conversion. The current-steering DAC achieves low-power and improved sensitivity without additional circuitries. Cross-coupled transistors are adopted to reduce the current glitches. The proposed system achieves a peak SNDR of 65.9dB with 20MHz bandwidth and power consumption of 32.65mW. The in-band IM3 is simulated to be 69dBc with 600mVp-p two tone input tones. The circuit is designed in a 0.18-um CMOS technology and is driven by 500MHz sampling rate signal.

본 논문에서는 20MHz 대역폭, 저잡음, 저전력의 3차 저역 통과 시그마-델타 모듈레이터를 개발한다. 본 시스템의 대역폭은 LTE 및 그 외 다른 광대역 무선통신 표준을 만족할 수 있다. Feed-forward 구조의 3차 저역 통과 필터를 통해 저전력 및 저복잡도를 실현한다. 개발된 시스템은 빠른 데이터 변환을 실현하기 위해 3bit-flash 타입의 양자화 회로를 사용하였다. Current-steering DAC의 경우 추가적인 회로 없이 높은 정확도와 낮은 전력 소모의 이유로 고안되었다. DAC의 입력 전압이 변할 경우 생기는 glitch들을 없애기 위해 cross-coupled 트랜시스터를 사용하여 glitch 상쇄(cancellation)를 실현하였다. 개발된 시스템은 32.65mW의 저전력 구현과 함께 65.9dB의 peak SNDR, 20MHz의 대역폭을 실현한다. 600mVp-p의 입력 two-tone 신호 입력 인가후의 IM3는 69dBc를 실현하였으며 TSMC의 0.18-um CMOS 공정을 이용하여 설계되었다.

Keywords

Acknowledgement

Supported by : Hanbat National University

References

  1. J. Kim and J. Silva-Martinez, "Low-Power, Low-Cost CMOS Direct-Conversion Receiver Front-End for Multistandard Applications," IEEE J. Solid-State Circuits, Vol. 48, No. 9, pp. 2090-2103, Sep. 2013. DOI: 10.1109/JSSC.2013.2265781
  2. C. Ahn and Y. Kim, "A 8-bit 10-MSample/s Folding & Interpolation ADC using Preamplifier Sharing Method," Journal of the IKEEE, Vol. 17, No. 3, pp. 275-283, Sep. 2013. DOI : 10.7471/ikeee.2013.17.3.275
  3. S. Hwang and S. Lee, "An 8b 52 MHz CMOS Subranging A/D Converter Design for ISDN Applications," Journal of the IKEEE, Vol. 2, No. 2, pp. 309-315, Nov. 1998.
  4. J. Jo, J. Noh, and C. Yoo, "A 20MHz bandwidth continuous-time ${\Sigma}{\Delta}$ modulator with jitter immunity improved full-clock period SCR(FSCR) DAC and high speed DWA," in IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov. 2010, pp. 1-4.
  5. C.-Y Lu et al., "A 25MHz bandwidth 5th-order continuous-time low-pass sigma-delta modulator with 67.7dB SNDR using time-domain quantization and feedback," IEEE J. Solid-State Circuits, Vol. 45, No. 9, pp. 1795-1808, Sep. 2010. https://doi.org/10.1109/JSSC.2010.2050942
  6. V. Singh, N. Krishnapura, and S. Pavan, "Compensating for quantizer delay in excess of one clock cycle in continuous-time ${\Sigma}{\Delta}$ modulators," IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 57, No. 9, pp. 676-680, Sep. 2010. DOI: 10.1109/TCSII.2010.2058496
  7. M. Choi and A. A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35-um CMOS," IEEE J. Solid-State Circuits, Vol. 36, No. 12, pp. 1847-1858, Dec. 2001. DOI: 10.1109/4.972135
  8. J. Bastos et al., "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, Vol. 33, No. 12, pp. 1959-1969, Dec. 1998. DOI: 10.1109/4.735536
  9. S. Park, Y. Palaskas, and M.P. Flynn., "A 4-GS/s 4-bit flash ADC in 0.18-um CMOS," IEEE J. Solid-State Circuits, Vol. 42, No. 9, pp. 1865-1872, Sep. 2007. DOI: 10.1109/JSSC.2007.903053