JSTS:Journal of Semiconductor Technology and Science

  • 제15권4호
  • /
  • Pages.462-470
  • /
  • 2015
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

Impacts of Trapezoidal Fin of 20-nm Double-Gate FinFET on the Electrical Characteristics of Circuits

  • Ryu, Myunghwan (School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology (UNIST)) ;
  • Kim, Youngmin (School of Computer Engineering, Kwangwoon University)
  • 투고 : 2015.03.28
  • 심사 : 2015.07.26
  • 발행 : 2015.08.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this study, we analyze the impacts of the trapezoidal fin shape of a double-gate FinFET on the electrical characteristics of circuits. The trapezoidal nature of a fin body is generated by varying the angle of the sidewall of the FinFET. A technology computer-aided-design (TCAD) simulation shows that the on-state current increases, and the capacitance becomes larger, as the bottom fin width increases. Several circuit performance metrics for both digital and analog circuits, such as the fan-out 4 (FO4) delay, ring oscillator (RO) frequency, and cut-off frequency, are evaluated with mixed-mode simulations using the 3D TCAD tool. The trapezoidal nature of the FinFET results in different effects on the driving current and gate capacitance. As a result, the propagation delay of an inverter decreases as the angle increases because of the higher on-current, and the FO4 speed and RO frequency increase as the angle increases but decrease for wider angles because of the higher impact on the capacitance rather than the driving strength. Finally, the simulation reveals that the trapezoidal angle range from $10^{\circ}$ to $20^{\circ}$ is a good tradeoff between larger on-current and higher capacitance for an optimum trapezoidal FinFET shape.

키워드

참고문헌

  1. Y. Taur and T. H. Ning, Modern VLSI devices. Cambridge, UK: Cambridge Univ. Press, 2009.
  2. R. Huang et al., "Challenges of 22 nm and beyond CMOS technology," Science in China Series F: Information Sciences, vol. 52, no. 9, pp. 1491-1533, 2009. https://doi.org/10.1007/s11432-009-0167-9
  3. M. Bohr, "The evolution of scaling from the homogeneous era to the heterogeneous era," in International Electron Devices Meeting (IEDM), 2011, pp. 1-1.
  4. E. J. Nowak et al., "Turning silicon on its edge double gate CMOS/FinFET technology," Circuits and Devices Magazine, IEEE, vol. 20, no. 1, pp. 20-31, 2004. https://doi.org/10.1109/MCD.2004.1263404
  5. Intel Corporation. "3-D, 22nm: New Technology Delivers An Unprecedented Combination of Performance and Power Efficiency". [Online]. Available:http://www.intel.com/technology/architecturesilicon/22nm/
  6. P. Clarke. "Intel's FinFETs are less fin and more triangle". [Online]. Available: http://www.eetimes.com
  7. C. Auth et al., "A 22nm high performance and lowpower CMOS technology featuring fullydepleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in VLSI Technology (VLSIT), 2012 Symposium on. IEEE, 2012, pp. 131-132.
  8. C.-H. Lin et al., "Channel doping impact on finfets for 22nm and beyond," in VLSI Technology (VLSIT), 2012 Symposium on, June 2012, pp. 15-16.
  9. J. P. Duarte, N. Paydavosi, S. Venugopalan, A. Sachid, and H. Chenming, "Unified FinFET compact model: Modelling Trapezoidal Triple-Gate FinFETs," in Simulation of Semiconductor Processes and Devices (SISPAD), 2013 International Conference on, 2013, pp. 135-138.
  10. X. Wu, P. C. Chan, and M. Chan, "Impacts of nonrectangular fin cross section on the electrical characteristics of FinFET," Electron Devices, IEEE Transactions on, vol. 52, no. 1, pp. 63-68, 2005. https://doi.org/10.1109/TED.2004.841334
  11. R. Giacomini and J. A. A. Martino, "Non-Vertical Sidewall Angle Influence on Triple-Gate FinFETs Corner Effects," ECS Transactions, vol. 6, no. 4, pp. 381-386, 2007.
  12. W. Kehuey, D. Wei-Wen, and C. Meng-Hsueh, "Performance advantage and energy saving of triangular-shaped FinFETs," in Simulation of Semiconductor Processes and Devices (SISPAD), 2013 International Conference on, 2013, pp. 143-146.
  13. Sentaurus TCAD User Guide, Ver. H-2013.03. [Online]. Available: http://www.synopsys.com
  14. S. Sinha, G. Yeric, V. Chandra, B. Cline, and Y. Cao, "Exploring sub-20nm FinFET design with predictive technology models," in Proceedings of the 49th Annual Design Automation Conference. ACM, 2012, pp. 283-288.
  15. M. V. Dunga, C.-H. Lin, D. D. Lu, W. Xiong, C. Cleavelin, P. Patruno, J.-R. Hwang, F.-L. Yang, A. M. Niknejad, and C. Hu, "BSIM-MG: A versatile multi-gate FET model for mixed-signal design," in VLSI Technology, 2007 IEEE Symposium on. IEEE, 2007, pp. 60-61.
  16. HSPICE, Ver. H-2013.03. [Online]. Available: http://www.synopsys.com
  17. D. Zhang, S. Rauf, and T. Sparks, "Modeling of photoresist erosion in plasma etching processes," Plasma Science, IEEE Transactions on, vol. 30, no. 1, pp. 114-115, 2002. https://doi.org/10.1109/TPS.2002.1003950
  18. J. Slotboom, "The pn-product in silicon," Solid-State Electronics, vol. 20, no. 4, pp. 279-283, 1977. https://doi.org/10.1016/0038-1101(77)90108-3
  19. D. Klaassen, "A unified mobility model for device simulation-I. Model equations and concentration dependence," Solid-State Electronics, vol. 35, no. 7, pp. 953-959, 1992. https://doi.org/10.1016/0038-1101(92)90325-7
  20. D. Sinitsky, F. Assaderaghi, C. Hu, and J. Bokor, "High field hole velocity and velocity overshoot in silicon inversion layers," Electron Device Letters, IEEE, vol. 18, no. 2, pp. 54-56, 1997. https://doi.org/10.1109/55.553042
  21. C. Lombardi, S. Manzini, A. Saporito, and M. Vanzi, "A physically based mobility model for numerical simulation of nonplanar devices," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 7, no. 11, pp. 1164-1171, 1988. https://doi.org/10.1109/43.9186
  22. M.-h. Chi, "Challenges in Manufacturing FinFET at 20nm node and beyond," Technology Development, Global Foundries, Malta, NY, USA, 2012.
  23. V. Zyuban and P. Strenski, "Unified methodology for resolving powerperformance tradeoffs at the microarchitectural and circuit levels," in Proceedings of the 2002 international symposium on Low power electronics and design. ACM, 2002, pp. 166-171.