참고문헌
- M. Koyanagi, "Roadblocks in Achieving Three-Dimensional LSI", Proc. 8th Symposium on Future Electron Devices, 50 (1989).
- T. Kunio, K. Oyama, Y. Hayashi and M. Morimoto, "Three dimensional ICs, having four stacked active device layers", International Electron Devices Meeting (IEDM), Washington, DC, USA, 837, IEEE (1989).
- M. Koyanagi, H. Kurino, K. W. Lee, K. Sakuma, N. Miyakawa and H. Itani, "Future system-on-silicon LSI chips", IEEE MICRO, 18(4), 17 (1998). https://doi.org/10.1109/40.710867
- S. J. Souri, K. Banerjee, A. Mehrotra and K. C. Saraswat, "Multiple Si layer ICs: Motivation, performance analysis, and design implications", Proc. 37th ACM Design Automation Conf., NY, USA, 873 (2000).
- K. Banerjee, S. J. Souri, P. Kapur and K. C. Saraswat, "3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration", Proceedings of the IEEE, 89(5), 602 (2001). https://doi.org/10.1109/5.929647
- P. Ramm, D. Bonfert, H. Gieser, J. Haufe, F. Iberl, A. Klumpp, A. Kux and R. Wieland, "Interchip via technology for vertical system integration", Proc. International Interconnect Technology Conference (IITC), Burlingame, CA, USA, 160, IEEE (2001).
- K. W. Lee, "The next generation package technology for higher performance and smaller systems", Proc. 3rd Int. Conf. 3D Architect. Semicond. Integr. Packag. (2006).
- J.-Q. Lu, K. Rose and S. Vitkavage, "3D Integration: Why, what, who, when?", Future Fab International, 23, 25 (2007).
- A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, T. K. Woodward, J. E. Ford, G. F. Aplin, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. M. F. Chirovsky and D. A. B. Miller, "3-D Integration of MQW Modulators Over Active Submicron CMOS Circuits: 375 Mb/s Transimpedance Receiver-Transmitter Circuit", Photonics Technology Letters, 7(11), 1288, IEEE (1995). https://doi.org/10.1109/68.473474
- P. Dainesi, A. M. Ionescu, L. Thevenaz, K. Banerjee, M. J. Declercq, P. Robert, P. Renaud, P. Fluckiger, C. Hilbert and G. A. Racine, "3-D Integration Optoelectronics Devices for Telecommunication ICs", Int. Solid State Circuits Conference (ISSCC), 290, IEEE (2002).
- A. Mekis, S. Abdalla, B. Analui, S. Gloeckner, A. Guckenberger, K. Koumans, D. Kucharski, Y. Liang, G. Masini, S. Mirsaidi, A. Narasimha, T. Pinguet, V. Sadagopan, B. Welch, J. White and J. Witzens, "Monolithic Integration of Photonic and Electronic Circuits in a CMOS Process", Proc. SPIE 6897, Optoelectronic Integrated Circuits X, San Jose, CA, 68970L (2008).
- Y. Vlasov, W. M. Green and F. Xia, "High-throughput silicon nanophotonic deflection switch for on-chip optical networks", Optical Fiber Communication Conference, San Diego, CA, 24, Optical Society of America (OSA) (2008).
- T. C. Chen, "Device Technology Innovation for Exascale Computing", Proc. VLSI Technology Symposium, Honolulu, HI, 8, IEEE (2009).
- M. J. Wolf, P. Ramm, A. Klumpp and H. Reichl, "Technologies for 3D Wafer Level Heterogeneous Integration", Design, Test, Integration and Packaging of MEMS/MOEMS, Nice, 123, IEEE (2008).
- Y. A. Chapuis, A. Debray, L. Jalabert and H. Fujita, "Alternative approach in 3D MEMS-IC integration using fluidic self-assembly techniques", J. Micromech. Microeng., 19(10), 105002 (2009). https://doi.org/10.1088/0960-1317/19/10/105002
- N. Sillon, D. Henry, J. C. Souriau, J. Brun, H. Boutry and S. Cheramy, "New trends in wafer level packaging", Proc. International Interconnect Technology Conference (IITC), Sapporo, Hokkaido, 211, IEEE (2009).
- K. W. Lee, "Ultimate Heterogeneous Integration Technology for Super-chip", J. Microelectron. Packag. Soc., 17(4), 1 (2010).
- T. Fukushima, H. Kikuchi, Y. Yamada, T. Konno, J. Liang, K. Sasaki, K. Inamura, T. Tanaka and M. Koyanagi, "New three-dimensional integration technology based on reconfigured wafer-on-wafer bonding technique", International Electron Devices Meeting (IEDM), Washington, DC, 985, IEEE (2007).
- T. Fukushima, E. Iwata, Y. Ohara, A. Noriki, K. Inamura, K. W. Lee, J. Bea, T. Tanaka and M. Koyanagi, "Three-Dimensional Integration Technology Based on Reconfigured Wafer-to-Wafer Stacking Using Self-Assembly Method", International Electron Devices Meeting (IEDM), Baltimore, MD, 349, IEEE (2009).
- T. Fukushima, Y. Ohara, J. Bea, M. Murugesan, K. W. Lee, T. Tanaka and M. Koyanagi, "Non-Conductive Film and Compression Molding Technology for Self-Assembly-Based 3D Integration", Electronic Components and Technology Conference (ECTC), San Diego, CA, 393, IEEE (2012).
- T. Fukushima, H. Hashiguchi, J. Bea, M. Murugesan, K.-W Lee, T. Tanaka and M. Koyanagi, "3D Integration technologies using self-assembly and electrostatic temporary multichip bonding", Electrical Components Technology Conference (ECTC), Las Vegas, NV, 58, IEEE (2013).
- J. Engstrom, J. Arfwidsson, A. Amditis, L. Andreone, K. Bengler, P. C. Cacciabue, J. Eschler, F. Nathan and W. Janssen, "Meeting the Challenges of Future Automotive HMI Design: Overview of the AIDE Integrated Project", Proc. 4th European Congress on Intelligent Transportation Systems and Services (ITS), Budapest, Hungary (2004).
- K.-W. Lee, A. Noriki, K. Kiyoyama, S. Kanno, R. Kobayashi, W.-C Jeong, J.-C. Bea, T. Fukushima, T. Tanaka and M. Koyanagi, "3D Heterogeneous Opto-Electronic Integration Technology for System-on-Silicon (SOS)", International Electron Devices Meeting Technical Digest (IEDM), Baltimore, MD, 1, IEEE (2009).
- K.-W. Lee, A. Noriki, K. Kiyoyama, T. Fukushima, T. Tanaka and M. Koyanagi, "Three-Dimensional Hybrid Integration Technology of CMOS, MEMS and Photonic Circuits for Opto-Electronic Heterogeneous Integrated Systems", Electron Devices, 58(3), 748, IEEE (2011). https://doi.org/10.1109/TED.2010.2099870
- K.-W. Lee, S. Kanno, Y. Ohara, K. Kiyoyama, J.-C. Bea, T. Fukushima, T. Tanaka, and M. Koyanagi, "Novel interconnection technology for heterogeneous integration of MEMS-LSI multi-chip module", Microsystem Technologies, 16(3), 441 (2010). https://doi.org/10.1007/s00542-009-0941-z
- K.-W. Lee, S. Kanno, K. Kiyoyama, T. Fukusima, T. Tanaka and M. Koyanagi, "A Cavity Chip Interconnection Technology for Thick MEMS Chip Integration in MEMS-LSI Multi-Chip Module", IEEE Journal of Microelectromechanical Systems, 19(6), 1284 (2010). https://doi.org/10.1109/JMEMS.2010.2082497
- A. Noriki, K.-W. Lee, J.-C. Bae, T. Fukushima, T. Tanaka and M. Koyanagi, "Through-Silicon Photonic Via and Unidirectional Coupler for High-Speed Data Transmission in Optoelectronic 3-D LSI", IEEE Electron Device Letters, 33(2), 221 (2012). https://doi.org/10.1109/LED.2011.2174608
- K.-W. Lee, Y. Ohara, K. Kiyoyama, S. Konno, Y. Sato, S. Watanabe, A. Yabata, T. Kamada, J.-C Bea, H. Hashimoto, M. Murugesan, T. Fukushima, T. Tanaka and M. Koyanagi, "Characterization of Chip-level Hetero-Integration Technology for High-Speed, Highly Parallel 3D Stacked Image Processing System", IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 785, IEEE (2012).
- K.-W. Lee, H. Hashimoto, M. Onishi, Y. Sato, M. Murugesan, J.-C Bae, T. Fukushima, T. Tanaka and M. Koyanagi, "A Resilient 3-D Stacked Multicore Processor Fabricated Using Die-Level 3-D Integration and Backside TSV Technologies", IEEE 64th Electronic Components and Technology Conference (ECTC), Orlando, FL, 304 (2014).
- K. Kiyoyama, Y. Ohara, K.-W. Lee, T. Fukushima, T. Tanaka and M. Koyanagi, "A Parallel ADC for High Speed CMOS Image Processing System with 3D Structure", IEEE International 3D System Integration Conference (3DIC), San Francisco, CA, 1, IEEE (2009).
- K.-W. Lee, Y. Ohara, K. Kiyoyama, J.-C. Bea, M. Murugesan, T. Fukushima, T. Tanaka and M. Koyanagi, "Die-level 3-D Integration Technology for Rapid Prototyping of High Performance, Multi Functionality Hetero-Integrated Systems", IEEE Transactions on Electron Devices, 60(11), 3842, IEEE (2013). https://doi.org/10.1109/TED.2013.2280273
- H. Hashimoto, T. Fukushima, K.-W. Lee, M. Koyanagi and T. Tanaka, "Highly Efficient TSV Repair Technology for Resilient 3-D Stacked Multicore Processor System", IEEE International 3D System Integration Conference (3DIC), San Francisco, CA, 1, IEEE (2013).
- K.-W. Lee, H. Hashimoto, M. Onishi, Y. Sato, C. Nagai, J.-C. Bea, M. Murugesan, T. Fukushima, T. Tanaka and M. Koyanagi, "Highly dependable 3-D stacked multicore processor system module fabricated using reconfigured multichipon-wafer 3-D integration technology", International Electron Devices Meeting (IEDM), San Francisco, CA, 28.6.1, IEEE (2014).
- K.-W. Lee, M. Murugesan, J. Bea, T. Fukushima, T. Tanaka and M. Koyanagi, "Characterization and Reliability of 3D LSI and SiP", IEEE International Electron Devices Meeting (IEDM), Washington, DC, 7.2.1, IEEE (2013).
- M. S. Park, S. D. Kim and S. E. Kim, "TSV Liquid Cooling System for 3D Integrated Circuits", J. Microelectron. Packag. Soc., 20(3), 1 (2013). https://doi.org/10.6117/KMEPS.2013.20.3.001
- J. W. Yoon, J. H. Bang, Y. H. Ko, S. H. Yoo, J. K. Kim and C. W. Lee, "Power Module Packaging Technology with Extended Reliability for Electric Vehicle Applications", J. Microelectron. Packag. Soc., 21(4), 1 (2014). https://doi.org/10.6117/kmeps.2014.21.4.001
피인용 문헌
- Development of Interconnect Process Technology for 5 nm Technology Nodes vol.23, pp.4, 2016, https://doi.org/10.6117/kmeps.2016.23.4.025
- Freeform Compliant CMOS Electronic Systems for Internet of Everything Applications vol.64, pp.5, 2017, https://doi.org/10.1109/TED.2016.2642340
- A comparative study on direct Cu–Cu bonding methodologies for copper pillar bumped flip-chips vol.29, pp.11, 2018, https://doi.org/10.1007/s10854-018-8965-8