JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

High-Throughput Low-Complexity Successive-Cancellation Polar Decoder Architecture using One's Complement Scheme

  • Kim, Cheolho (Dept. of Information and Communication Engr. Inha University) ;
  • Yun, Haram (Dept. of Information and Communication Engr. Inha University) ;
  • Ajaz, Sabooh (Dept. of Information and Communication Engr. Inha University) ;
  • Lee, Hanho (Dept. of Information and Communication Engr. Inha University)
  • Received : 2014.10.15
  • Accepted : 2015.05.28
  • Published : 2015.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a high-throughput low-complexity decoder architecture and design technique to implement successive-cancellation (SC) polar decoding. A novel merged processing element with a one's complement scheme, a main frame with optimal internal word length, and optimized feedback part architecture are proposed. Generally, a polar decoder uses a two's complement scheme in merged processing elements, in which a conversion between two's complement and sign-magnitude requires an adder. However, the novel merged processing elements do not require an adder. Moreover, in order to reduce hardware complexity, optimized main frame and feedback part approaches are also presented. A (1024, 512) SC polar decoder was designed and implemented using 40-nm CMOS standard cell technology. Synthesis results show that the proposed SC polar decoder can lead to a 13% reduction in hardware complexity and a higher clock speed compared to conventional decoders.

Keywords

References

  1. E. Arikan, "Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels," IEEE Trans. Inf. Theory, vol. 55, no. 7, pp. 3051-3073, Jul. 2009. https://doi.org/10.1109/TIT.2009.2021379
  2. S. B. Korada, E. Sasoglu, and R. Urbanke, "Polar codes: Characterization of exponent, bounds, and constructions," IEEE Trans. Inf. Theory, vol. 56, no. 12, pp. 6253-6264, Dec. 2010. https://doi.org/10.1109/TIT.2010.2080990
  3. A. Alamdar-Yazdi and F. R. Kschischang, "A simplified successive-cancellation decoder for polar codes," IEEE Commun. Lett., vol. 15, no. 12, pp. 1378-1380, Dec. 2011. https://doi.org/10.1109/LCOMM.2011.101811.111480
  4. R. Mori and T. Tanaka, "Performance of polar codes with the construction using density evolution," IEEE Commun. Lett., vol. 13, no. 7, pp. 519-521, Jul. 2009. https://doi.org/10.1109/LCOMM.2009.090428
  5. I. Tal and A. Vardy, "List decoding of polar codes," in Proc. IEEE Int. Symp. Inform. Theory (ISIT), pp. 1-5, May. 2011.
  6. K. Niu and K. Chen, "Stack decoding of polar codes," Elect. Lett., vol. 48, no. 12, pp. 695-696, Jun. 2012. https://doi.org/10.1049/el.2012.1459
  7. I. Tal and A. Vardy, "How to construct polar codes," IEEE Trans. Inf. Theory, vol. 59, pp. 6562-6582, Oct. 2013. https://doi.org/10.1109/TIT.2013.2272694
  8. A. Pamuk, "An FPGA implementation architecture for decoding of polar codes," in Proc. 8th Int. Symp. on Wireless Commun. Syst.(ICWCS), pp. 437-441, Nov. 2011.
  9. C. Leroux, I. Tal, A. Vardy, and W. J. Gross, "Hardware architectures for successive cancellation decoding of polar codes," in Proc. IEEE ICASSP, pp. 1665-1668, May. 2011.
  10. C. Leroux, A. J. Raymond, G. Sarkis, and W. J. Gross, "A semi-parallel successive-cancellation decoder for polar codes," IEEE Trans. Signal Processing, vol. 61, no. 2, pp. 289-299, Jan. 2013. https://doi.org/10.1109/TSP.2012.2223693
  11. C. Zhang, B. Yuan, and K. K. Parhi, "Reducedlatency SC polar decoder architectures," in Proc. Int. Conf. Commun., pp. 3471-3475, Jun. 2012.
  12. C. Zhang and K. K. Parhi, "Low-latency sequential and overlapped architectures for successive cancellation polar decoder," IEEE Trans. Signal Processing, vol. 61, no.10, pp. 2429-2441, May 2013. https://doi.org/10.1109/TSP.2013.2251339
  13. B. Yuan and K. K. Parhi, "Low-latency Successive- Cancellation Polar Decoder Architectures Using 2-Bit Decoding," IEEE Trans. Circuits and Systems I, pp.1- 14, Oct. 2013.
  14. A. Balatsoukas-Stimming, A. J. Raymod, W. J. Gross, and A. Burg, "Hardware Architecture for List Successive Cancellation Decoding of Polar Codes," IEEE Trans. On Circuits and Systems-II, Express Briefs, Vol. 61, No. 8, pp. 609-613, Aug. 2014 https://doi.org/10.1109/TCSII.2014.2327336