KIPS Transactions on Computer and Communication Systems (정보처리학회논문지:컴퓨터 및 통신 시스템)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

A New Prediction-Based Parallel Event-Driven Logic Simulation

새로운 예측기반 병렬 이벤트구동 로직 시뮬레이션

  • 양세양 (부산대학교 정보컴퓨터공학부)
  • Received : 2014.10.06
  • Accepted : 2014.12.09
  • Published : 2015.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, anew parallel event-driven logic simulation is proposed. As the proposed prediction-based parallel event-driven simulation method uses both prediction data and actual data for the input and output values of local simulations executed in parallel, the synchronization overhead and the communication overhead, the major bottleneck of the performance improvement, are greatly reduced. Through the experimentation with multiple designs, we have observed the effectiveness of the proposed approach.

본 논문에서는 새로운 병렬 이벤트구동 로직 시뮬레이션 기법을 제안한다. 제안한 예측에 기반한 병렬 이벤트구동 시뮬레이션 기법은 병렬 이벤트구동 시뮬레이션에서 다른 로컬시뮬레이션과의 연동 과정에서 사용되는 입력값과 출력값에 실제값과 예측값을 함께 사용함으로써 성능 향상의 제약 요소인 동기 오버헤드 및 통신 오버헤드를 크게 감소시킬 수 있다. 본 논문에서 제안한 예측기반 병렬 이벤트구동 로직 시뮬레이션의 유용함은 다수의 디자인들에 적용한 실험을 통하여 확인할 수 있었다.

Keywords

References

  1. R. M. Fujimoto, "Parallel Discrete Event Simulation," Communication of the ACM, Vol.33, No.10, pp.30-53, Oct., 1990.
  2. D. M. Nicol, "Principles of Conservative Parallel Simulation," Proceedings of the 28th Winter Simulation Conference, pp.128-135, 1996.
  3. R. M. Fujimoto, "Time Warp on a Shared Memory Multiprocessor," Transactions of the Society for Computer Simulation, Vol.6, No.3, pp.211-239, Jul., 1989.
  4. L. Li, C. Tropper, "A design-driven partitioning algorithm for distributed Verilog simulation," in Proc. 20th International Workshop on Principles of Advanced and Distributed Simulation (PADS), pp.211-218, 2007.
  5. D. Chatterjee, A. DeOrio, and V. Bertacco, "Event-driven gate-level simulation with general purpose GPUs," Proceedings of Design Automation Conference(DAC09), pp.557-562, Jun., 2009.
  6. IUS Simulator Usermanual, Cadence Design Systems [Internet], http://www.cadence.com
  7. VCS Simulator Usermanual, Synopsys [Internet], http://www.synopsys.com
  8. K. Chang, C. Browy, "Parallel Logic Simulation: Myth or Reality?," Computer, Vol.45, No.4, pp.67-73, Apr., 2012. https://doi.org/10.1109/MC.2011.385
  9. D. Chatterjee, A. DeOrio, and V. Bertacco, "High-performance gate-level simulation with GP-GPUs," Proceedings of the Conference on Design Automation and Test in Europe (DATE'09), pp.1332-1339, Apr., 2009.
  10. Yuhao Zhu, Bo Wang, and Yangdong Deng, "Massively Parallel Logic Simulation with GPUs," ACM Transactions on Design Automation of Electronic Systems(TODAES), Vol.16, No.3, pp.1-20, Jun., 2011.
  11. Nanjundappa, M., Patel, H., Jose, B. A., and Shukla, S., "SCGPSim: A Fast SystemC Simulator on GPUs," In Proceedings of the 15th Asia and South Pacific Design Automation Conference(ASPDAC'10), pp.145-154, 2010.