IEIE Transactions on Smart Processing and Computing

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of 10-bit 10MS/s Time-Interleaved Flash-SAR ADC Using Sharable MDAC

  • Received : 2014.04.05
  • Accepted : 2014.11.19
  • Published : 2015.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a 10-bit 10 MS/s Time-Interleaved Flash-SAR ADC with a shared Multiplying DAC. Using shared MDAC, the total capacitance in the SAR ADC decreased by 93.75%. The proposed ADC consumed 2.28mW under a 1.2V supply and achieved 9.679 bit ENOB performance. The ADC was implemented in $0.13{\mu}m$ CMOS technology. The chip area was $760{\times}280{\mu}m^2$.

Keywords

References

  1. Ba Ro Saim Sung, Sang-Hyun Cho, Chang-Kyo Lee, Jong-In Kim, and Seung-Tak Ryu "A Time-Interleaved Flash-SAR Architecture for High Speed A/D Conversion." ISCAS 2009
  2. Ba Ro Saim Sung, Chang-Kyo Lee, Wan Kim, Jong-In Kim, Hyeok-Ki Hong, Ghil-geun Oh, Choong-Hoon Lee, Michael Choi, Ho-Jin Park, and Seung-Tak Ryu "A 6 bit 2 GS/s Flash-Assisted Time-Interleaved (FATI) SAR ADC with Background Offset Calibration." ASSCC 2013
  3. Lu Sun, Yuxiao Lu and Tingting Mo "A 300MHz 10b Time-Interleaved Pipelined-SAR ADC.", CARFIC 2013
  4. Binhee Kim, Long Yan, Jerald Yoo, Namjun Cho, and Hoi-Jun Yoo "An Energy-Efficient Dual Sampling SAR ADC with Reduced Capacitive DAC." ISCAS 2009
  5. Song Lan, Chao Yuan, Yvonne Y.H.Lam and Liter Siek "An Ultra Low-Power Rail-to-Rail Comparator for ADC Designs.", MWSCAS 2011