References
- Wooseok Kim, et al., "Layout Synthesis and Loop Parameter Optimization of a Low-Jitter All-Digital Pixel Clock Generator", Solid-State Circuits, IEEE Journal of, Vol. 49, Num. 3, pp. 657-672, Mar. 2014 https://doi.org/10.1109/JSSC.2014.2298455
- Talegaonkar, M., et al., "An 8 Gb/s64 Mb/s, 2.34.2 mW/Gb/s Burst-Mode Transmitter in 90 nm CMOS", Solid-State Circuits, IEEE Journal of, Vol. 49, Num. 10, pp. 2228-2242, Oct. 2014 https://doi.org/10.1109/JSSC.2014.2348317
- Savoj, J., et al., "A Low-Power 0.56.6 Gb/s Wireline Transceiver Embedded inLow-Cost 28 nm FPGAs", Solid-State Circuits, IEEE Journal of, Vol. 48, Num. 11, pp. 2582-2594, Oct. 2013 https://doi.org/10.1109/JSSC.2013.2274824
- H. Nam, et al., "Cost Effective 60Hz FHD LCD with 800Mbps AiPi Technology," in SID Symposium Digest, 2008.
- S. Ozawa, et al., "A 2Gbps/lane Source Synchronous Intra-Panel Interface for Large Size and High Refresh Rate Panel with Automatic Calibration,"in SID Symposium Digest, 2011.
- W. Oh, et al., "A 3.4Gbps/lane Low Overhead Clock Embedded Intrapanel Interface for High Resolution and Large-Sized TFT-LCDs," in SID Symposium Digest, 2013.
- H. Jeon, et al., "A 3.7Gb/s Clock-embedded Intra- Panel Interface for the Large-sized UHD 120Hz LCD TV Application," in SID Symposium Digest, 2014.
- Seog-Jun Lee, et al., "'A Novel High-Speed Ring Oscillator for Multiphase Clock Generation Using Negative Skewed Delay Scheme", Solid-State Circuits, IEEE Journal of, Vol. 32, Num. 2, pp. 289-291, Feb. 1997 https://doi.org/10.1109/4.551926
- Akinori Matsumoto, et al., "A Design Method and Developments of a Low-Power and High- Resolution Multiphase Generation System", Solid- State Circuits, IEEE Journal of, Vol. 43, Num. 4, pp. 831-843, Apr. 2008 https://doi.org/10.1109/JSSC.2008.917567
- Mohan, S.S.; et al., "Differential ring oscillators with multipath delay stages," Proceedings of the IEEE Custom Integrated Circuits Conference, pp.503,506, 18-21 Sept. 2005.
- Straayer, M.Z. and Perrott, M.H., "A Multi-Path Gated Ring Oscillator TDCWith First-Order Noise Shaping", Solid-State Circuits, IEEE Journal of, pp. 1089-1098, Apr. 2009.
- Hafez, A.A. and Chih-Kong Ken Yang, "Design and Optimization of Multipath Ring Oscillators", Circuits and Systems I: Regular Papers, IEEE Transactions on, Vol. 58, Num. 10, pp. 2332-2345, Oct. 2011 https://doi.org/10.1109/TCSI.2011.2142810
- Zuow-Zun Chen; Tai-Cheng Lee, "The Design and Analysis of Dual-Delay-Path Ring Oscillators," IEEE Transactions on Circuits and Systems I: Regular Papers , vol.58, no.3, pp.470,478, March 2011 https://doi.org/10.1109/TCSI.2010.2072390
- Behzad Razavi, "A study of phase noise in CMOS oscillators", Solid-State Circuits, IEEE Journal of, Vol. 31, Num. 3, pp. 331-343, Mar. 1996 https://doi.org/10.1109/4.494195
- Chenming Hu, ''Low-Voltage CMOS Device Scaling," in ISSCC Digestof Technical, pp. 86-87, Feb. 1994
Cited by
- A Design of 8.5 GHz META-VCO based-on Meta-material using 65 nm CMOS Process vol.16, pp.5, 2016, https://doi.org/10.5573/JSTS.2016.16.5.535