The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Study on the DC parameter matching according to the shrink of 0.13㎛ technology

0.13㎛ 기술의 shrink에 따른 DC Parameter 매칭에 관한 연구

  • 문성열 (전남대학교 전기및반도체공학과) ;
  • 강성준 (전남대학교 전기및반도체공학과) ;
  • 정양희 (전남대학교 전기및반도체공학과)
  • Received : 2014.09.01
  • Accepted : 2014.11.10
  • Published : 2014.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper relates 10% shrink from $0.13{\mu}m$ design for core devices as well as input and output (I/O) devices different from previous poly length shrink size only. We analyzed body effect with different channel length and doping profile simulation. After fixing the gate oxide module process, LDD implant conditions were optimized such as decoupled plasma nitridation of gate oxide, TEOS oxide $100{\AA}$ before LDD implant and 22o tilt-angle(45o twist-angle) LDD implant respectively to match the spice DC parameters of pre-shrink and finally matched them within 5%.

본 논문은 기존의 poly length만의 축소와 달리 입, 출력 소자를 포함한 core 디바이스의 $0.13{\mu}m$ 디자인을 10% 축소하는 것으로 여러 채널 길이에 따른 body effect와 doping profile simulation을 해석하였다. 축소 전의 DC 파라미터 매칭을 위하여 게이트 산화막의 decoupled plasma nitridation 처리와 LDD(Lightly Doped Drain) 이온주입 전 TEOS(Tetraethylortho silicate) 산화막 $100{\AA}$ 그리고 LDD 이온주입을 22o tilt-angle(45o twist-angle)로 최적화하였고 그 결과 축소 전의 5%의 범위에서 매칭됨을 확인하였다.

Keywords

References

  1. R. R. Troutman, "VLSI limitation from draininduced barrier lowering," IEEE Trans. Electron Devices, vol. ED-26, no. 4, 1979, pp. 461-468.
  2. Y. Tsividis, "The Book," IEEE, Solid-State Circuits Magazine, vol. 6, no. 1, 2014, pp. 37-38. https://doi.org/10.1109/MSSC.2013.2289597
  3. C. Hu, G. P. Li, E. Worley, and J. White, "Consideration of low-frequency noise in MOSFET'' s for analog performance," IEEE Electron Device Lett., vol. 17, no. 12, 1996, pp. 552-554. https://doi.org/10.1109/55.545767
  4. I. Bloom and Y. Nemirovsky, "1/f noise reduction of metal-oxide-semiconductor transistors by cycling from inversion to accumulation," Appl. Phys. Lett., vol. 58, no. 15, 1991, pp. 1664-1666. https://doi.org/10.1063/1.105130
  5. B. Dierickx and E. Simoen, "The decrease of ''random telegraph signal'' noise in metal- oxide-semiconductor field-effect transistors when cycled from inversion to accumulation," J. Appl. Phys., vol. 71, no. 4, 1992, pp. 2028-2029. https://doi.org/10.1063/1.351145
  6. T. Kuroi, S. Shimizu, A. Furukawa, S. Komori, Y. Kawasaki, S. Kusunoki, Y. Okumura, M. Inuishi, N.Tsubouchi, and K. Horie, "Highly Reliable $0.15{\mu}m$ MOSFETs with Surface Proximity Gettering (SPG) and Nitrided Oxide Spacer Using Nitrogen Implantation," 1995 Symp. on VLSI Tech. Dig. 1995, pp. 19-20.
  7. H. J. Chung, "5-TFT OLED Pixel Circuit Compensating Threshold Voltage Variation of p-channel Poly-Si TFTs," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 3, 2014, pp. 279-284. https://doi.org/10.13067/JKIECS.2014.9.3.279
  8. H. J. Chung, "A Voltage Programming AMOLED Pixel Circuit Compensating Threshold Voltage Variation of n-channel Poly-Si TFTs," J. of the Korea Institute of Electronic Communication Sciences, vol. 8, no. 2, 2013, pp. 207-212. https://doi.org/10.13067/JKIECS.2013.8.2.207
  9. J. Wei-Han and B. Kan, "The Design and Realization of Basic nMOS Digital Devices," Proc. of The National Conf. on Undergraduate Research(NCUR) 2004, Indiana University, Indianapolis, Indiana, Apr. 15-17, 2004, pp. 1-7.
  10. S.-M. Kang and Y. Leblebici, CMOS Digital Integrated Circuits 2nd ed. (1999). New York: McGraw Hill, 1999.
  11. S.-Y. Mun, S.-J. Kang, and Y.-H. Joung, "A Study on the Hot Carrier Injection Improvement of I/O Transistor," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 8, 2014, pp. 847-852. https://doi.org/10.13067/JKIECS.2014.9.8.847