References
- J.-S. Youn, M.-J. Lee, K.-Y. Park, and W.-Y. Choi, "10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector," IEEE J. Quantum Electron., vol. 48, no. 2, pp. 229-236, Feb. 2012. https://doi.org/10.1109/JQE.2011.2170405
- Y. Dong, and K. W. Martin, "A high-speed fullyintegrated POF receiver with large-area photo detectors in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2080-2092, Sep. 2012. https://doi.org/10.1109/JSSC.2012.2200529
- S. J. Koester, C. L. Schow, G. Dehlingher, J. D. Schaub, F. E. Doany, R. A. John, "Ge-on-SOIdetector/ Si-CMOS-amplifier receivers for highperfomance optical-communication applications," J. Lightw. Technol., vol. 25, no. 1, pp. 46-57, Jan. 2007. https://doi.org/10.1109/JLT.2006.888923
-
J. Han, B. Choi, M. Seo, J. Yun, D. Lee, T. Kim, Y. Eo, and S. M. Park, "A 20-Gb/s transformer-based current-mode optical receiver in 0.13-
${\mu}m$ CMOS," IEEE Trans. Circuits Syst. II, vol. 57, no. 5, pp. 348-352, May 2010. https://doi.org/10.1109/TCSII.2010.2047309 - J. Lu, H. Jia, X. Wang, K. Padmanabhan, W. G. Hurley, and Z. J. Shen, "Modeling, design, and characterization of multiturn bondwire inductors with ferrite epoxy glob cores for power supply system-on-chip or system-in-package applications," IEEE Trans. Power Electron., vol. 25, no. 8, pp. 2010-2017, Aug. 2010. https://doi.org/10.1109/TPEL.2010.2045514
- A. S. Sedra, K. C. Smith, Microelectronic circuits, 4th ed. New York: Oxford, ch. 11, 1998.
-
C. Kromer, G. Sialm, T. Morf, M. L. Schmatz, F. Ellinger, D. Erni, and H. Jackel, "A low-power 20-GHz 52-dB
$\Omega$ transimpedance amplifier in 80-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 885-894, Jun. 2004. https://doi.org/10.1109/JSSC.2004.827807 -
J.-D. Jin and S. S. H. Hsu, "A 40 Gb/s transimpedance amplifier in 0.18-
${\mu}m$ CMOS technology," IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1449-1457, Jun. 2008. https://doi.org/10.1109/JSSC.2008.922735 - J.-S. Youn, M.-J. Lee, K.-Y. Park, H. Rucker, and W.-Y. Choi, "SNR characteristics of 850-nm OEIC receiver with a silicon avalanche photodetector," Opt. Express, vol. 22, no. 1, pp. 900-907, Jan. 2014. https://doi.org/10.1364/OE.22.000900
- W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, "A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 548-552, Jun. 2005. https://doi.org/10.1109/JSSC.2004.840979
- T. Takemoto, F. Yuki, H. Yamashita, Y. Lee, T. Saito, S. Tsuji, and S. Nishimura, "A compact 4 x 25-Gb/s 2.0 mW/Gb/s CMOS-based optical receiver for board-to-board interconnects," IEEE J. Lightwave Tech., vol. 28, no.23, pp. 3343-3350, Dec. 2010.
- T. Takemoto, H. Yamashita, T. Yazaki, N. Chunjo, Y. Lee, and Y. Matsuoka, "A 4 x 25-to-28Gb/s 4.9mW/Gb/s -9.7dBm high sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects," in Proceedings of IEEE International Solid-State Circuits Conference, pp. 118-120, 2013.
Cited by
- A design methodology to extend bandwidth for regulated cascode transimpedance amplifier vol.14, pp.2, 2017, https://doi.org/10.1587/elex.13.20161098